Searched refs:RS480_GART_CACHE_CNTRL (Results 1 - 6 of 6) sorted by relevance

/freebsd-9.3-release/sys/dev/drm2/radeon/
H A Drs400.c67 WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE);
69 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL);
75 WREG32_MC(RS480_GART_CACHE_CNTRL, 0);
339 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL);
H A Dradeon_cp.c947 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL);
953 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL,
957 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL);
963 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL, 0);
H A Dr500_reg.h153 #define RS480_GART_CACHE_CNTRL 0x2e macro
H A Dradeon_drv.h577 #define RS480_GART_CACHE_CNTRL 0x2e macro
/freebsd-9.3-release/sys/dev/drm/
H A Dradeon_cp.c898 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL);
904 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL,
908 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL);
914 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL, 0);
H A Dradeon_drv.h664 #define RS480_GART_CACHE_CNTRL 0x2e macro

Completed in 139 milliseconds