Searched refs:DefReg (Results 1 - 8 of 8) sorted by relevance
/freebsd-9.3-release/contrib/llvm/lib/CodeGen/ |
H A D | TargetInstrInfo.cpp | 486 unsigned DefReg = MI->getOperand(0).getReg(); local 492 if (TargetRegisterInfo::isVirtualRegister(DefReg) && 493 MI->getOperand(0).getSubReg() && MI->readsVirtualRegister(DefReg)) 544 if (MO.isDef() && Reg != DefReg)
|
H A D | TailDuplication.cpp | 390 unsigned DefReg = MI->getOperand(0).getReg(); local 394 const TargetRegisterClass *RC = MRI->getRegClass(DefReg); 395 LocalVRMap.insert(std::make_pair(DefReg, SrcReg)); 401 if (isDefLiveOut(DefReg, TailBB, MRI) || RegsUsedByPhi.count(DefReg)) 402 AddSSAUpdateEntry(DefReg, NewDef, PredBB);
|
H A D | PHIElimination.cpp | 155 unsigned DefReg = DefMI->getOperand(0).getReg(); local 156 if (MRI->use_nodbg_empty(DefReg)) {
|
H A D | LiveVariables.cpp | 218 unsigned DefReg = MO.getReg(); local 219 if (TRI->isSubRegister(Reg, DefReg)) { 220 for (MCSubRegIterator SubRegs(DefReg, TRI, /*IncludeSelf=*/true);
|
H A D | TwoAddressInstructionPass.cpp | 190 unsigned DefReg = 0; local 207 if (DefReg) 210 DefReg = MO.getReg(); 273 if (DefReg == MOReg)
|
/freebsd-9.3-release/contrib/llvm/lib/Target/Mips/ |
H A D | Mips16InstrInfo.cpp | 363 int DefReg = 0; local 367 DefReg = MO.getReg(); 388 if (DefReg != Reg) { 403 if (DefReg!= SpReg) {
|
/freebsd-9.3-release/contrib/llvm/lib/Target/ARM/ |
H A D | A15SDOptimizer.cpp | 225 unsigned DefReg = MODef.getReg(); local 226 if (!TRI->isVirtualRegister(DefReg)) {
|
H A D | ARMLoadStoreOptimizer.cpp | 94 const MemOpQueue &MemOps, unsigned DefReg, 379 unsigned DefReg, unsigned RangeBegin, unsigned RangeEnd) { 395 if (MI.definesRegister(DefReg)) 398 MachineOperand *UseOp = MI.findRegisterUseOperand(DefReg); 467 unsigned DefReg = MO->getReg(); local 468 if (std::find(ImpDefs.begin(), ImpDefs.end(), DefReg) == ImpDefs.end()) 469 ImpDefs.push_back(DefReg); 474 findUsesOfImpDef(UsesOfImpDefs, memOps, DefReg, memOps[i].Position, 377 findUsesOfImpDef( SmallVectorImpl<MachineOperand *> &UsesOfImpDefs, const MemOpQueue &MemOps, unsigned DefReg, unsigned RangeBegin, unsigned RangeEnd) argument
|
Completed in 141 milliseconds