Searched refs:srsrc (Results 1 - 8 of 8) sorted by relevance
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | SIMCCodeEmitter.cpp | 309 int srsrc = AMDGPU::getNamedOperandIdx(MI.getOpcode(), local
310 AMDGPU::OpName::srsrc);
311 assert(vaddr0 >= 0 && srsrc > vaddr0);
312 unsigned NumExtraAddrs = srsrc - vaddr0 - 1;
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SILoadStoreOptimizer.cpp | 116 // GFX10 image_sample instructions can have 12 vaddrs + srsrc + ssamp.
447 int SRsrcIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::srsrc);
558 AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::srsrc);
1303 MIB.add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::srsrc))
1369 MIB.add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::srsrc))
1449 MIB.add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::srsrc))
1610 MIB.add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::srsrc))
|
| H A D | SIRegisterInfo.cpp | 707 .add(*TII->getNamedOperand(*MI, AMDGPU::OpName::srsrc))
1280 TII->getNamedOperand(*MI, AMDGPU::OpName::srsrc)->getReg(),
1310 TII->getNamedOperand(*MI, AMDGPU::OpName::srsrc)->getReg(),
|
| H A D | SIInstrInfo.cpp | 229 !nodesHaveSameOperandValue(Load0, Load1, AMDGPU::OpName::srsrc))
354 const MachineOperand *RSrc = getNamedOperand(LdSt, AMDGPU::OpName::srsrc);
366 BaseOp = getNamedOperand(LdSt, AMDGPU::OpName::srsrc);
390 int SRsrcIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::srsrc);
3961 int SRsrcIdx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::srsrc);
4989 MachineOperand *SRsrc = getNamedOperand(MI, AMDGPU::OpName::srsrc);
5005 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::srsrc);
5013 // FIXME: We may need to legalize operands besided srsrc.
6542 int RSrcIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::srsrc);
|
| H A D | GCNHazardRecognizer.cpp | 706 int SRsrcIdx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::srsrc);
|
| H A D | SIFoldOperands.cpp | 619 if (TII->getNamedOperand(*UseMI, AMDGPU::OpName::srsrc)->getReg() !=
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.cpp | 398 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::srsrc);
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 3068 int SrsrcIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::srsrc);
|
Completed in 292 milliseconds