Searched refs:ref_div (Results 1 - 3 of 3) sorted by relevance

/freebsd-13-stable/sys/mips/atheros/
H A Dar934x_chip.c71 ar934x_get_pll_freq(uint32_t ref, uint32_t ref_div, uint32_t nint, argument
79 t = t / ref_div;
84 t = t / (ref_div * frac);
94 uint32_t pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; local
113 ref_div = (pll >> AR934X_SRIF_DPLL1_REFDIV_SHIFT) &
120 ref_div = (pll >> AR934X_PLL_CPU_CONFIG_REFDIV_SHIFT) &
129 cpu_pll = ar934x_get_pll_freq(u_ar71xx_refclk, ref_div, nint,
140 ref_div = (pll >> AR934X_SRIF_DPLL1_REFDIV_SHIFT) &
147 ref_div = (pll >> AR934X_PLL_DDR_CONFIG_REFDIV_SHIFT) &
156 ddr_pll = ar934x_get_pll_freq(u_ar71xx_refclk, ref_div, nin
[all...]
H A Dqca953x_chip.c76 uint32_t pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; local
89 ref_div = (pll >> QCA953X_PLL_CPU_CONFIG_REFDIV_SHIFT) &
96 cpu_pll = nint * ref_rate / ref_div;
97 cpu_pll += frac * (ref_rate >> 6) / ref_div;
103 ref_div = (pll >> QCA953X_PLL_DDR_CONFIG_REFDIV_SHIFT) &
110 ddr_pll = nint * ref_rate / ref_div;
111 ddr_pll += frac * (ref_rate >> 6) / (ref_div << 4);
H A Dqca955x_chip.c77 uint32_t pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; local
90 ref_div = (pll >> QCA955X_PLL_CPU_CONFIG_REFDIV_SHIFT) &
97 cpu_pll = nint * ref_rate / ref_div;
98 cpu_pll += frac * ref_rate / (ref_div * (1 << 6));
104 ref_div = (pll >> QCA955X_PLL_DDR_CONFIG_REFDIV_SHIFT) &
111 ddr_pll = nint * ref_rate / ref_div;
112 ddr_pll += frac * ref_rate / (ref_div * (1 << 10));

Completed in 63 milliseconds