Searched refs:UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE (Results 1 - 4 of 4) sorted by relevance

/freebsd-13-stable/sys/arm/nvidia/tegra124/
H A Dtegra124_car.h271 #define UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE (1 << 24) macro
H A Dtegra124_clk_pll.c1127 reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE;
/freebsd-13-stable/sys/arm64/nvidia/tegra210/
H A Dtegra210_car.h378 #define UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE (1 << 24) macro
H A Dtegra210_clk_pll.c1454 reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE;

Completed in 68 milliseconds