Searched refs:UTMIPLL_HW_PWRDN_CFG0 (Results 1 - 4 of 4) sorted by relevance
| /freebsd-13-stable/sys/arm/nvidia/tegra124/ |
| H A D | tegra124_clk_pll.c | 1105 CLKDEV_READ_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, ®);
1109 CLKDEV_WRITE_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, reg);
1119 CLKDEV_READ_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, ®);
1122 CLKDEV_WRITE_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, reg);
1126 CLKDEV_READ_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, ®);
1128 CLKDEV_WRITE_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, reg);
|
| H A D | tegra124_car.h | 269 #define UTMIPLL_HW_PWRDN_CFG0 0x52c macro
|
| /freebsd-13-stable/sys/arm64/nvidia/tegra210/ |
| H A D | tegra210_clk_pll.c | 1399 CLKDEV_READ_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, ®);
1401 CLKDEV_WRITE_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, reg);
1441 CLKDEV_READ_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, ®);
1444 CLKDEV_WRITE_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, reg);
1453 CLKDEV_READ_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, ®);
1455 CLKDEV_WRITE_4(sc->dev, UTMIPLL_HW_PWRDN_CFG0, reg);
|
| H A D | tegra210_car.h | 375 #define UTMIPLL_HW_PWRDN_CFG0 0x52c macro
|
Completed in 61 milliseconds