Searched refs:Shifted (Results 1 - 8 of 8) sorted by relevance

/freebsd-13-stable/contrib/llvm-project/clang/lib/Tooling/ASTDiff/
H A DASTDiff.cpp150 int findPositionInParent(NodeId Id, bool Shifted = false) const;
339 int SyntaxTree::Impl::findPositionInParent(NodeId Id, bool Shifted) const {
346 if (Shifted)
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFrameLowering.cpp2240 unsigned Shifted = 0; local
2247 Shifted += 2;
2256 if (Shifted > 24)
2257 Value = Value >> (Shifted - 24);
2259 Value = Value << (24 - Shifted);
/freebsd-13-stable/contrib/llvm-project/clang/lib/Format/
H A DFormat.cpp2558 auto Shifted = tooling::Replacement(FileName, NewOffset, 0,
2560 Result = Result.merge(tooling::Replacements(Shifted));
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Analysis/
H A DScalarEvolution.cpp4936 const SCEV *Shifted = SCEVShiftRewriter::rewrite(BEValue, L, *this);
4937 const SCEV *Start = SCEVInitRewriter::rewrite(Shifted, L, *this, false);
4938 if (Shifted != getCouldNotCompute() &&
4946 ValueExprMap[SCEVCallbackVH(PN, this)] = Shifted;
4947 return Shifted;
10674 const SCEV *Shifted = SE.getAddRecExpr(Operands, getLoop(),
10676 if (const auto *ShiftedAddRec = dyn_cast<SCEVAddRecExpr>(Shifted))
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DSimplifyCFG.cpp5575 Value *Shifted = Builder.CreateLShr(TableMask, MaskIndex, "switch.shifted"); local
5577 Shifted, Type::getInt1Ty(Mod.getContext()), "switch.lobit");
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLegalizerHelper.cpp2381 auto Shifted = MIRBuilder.buildAShr(Ty, Res, ShiftAmt); local
2382 MIRBuilder.buildICmp(CmpInst::ICMP_NE, Overflow, HiPart, Shifted);
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp13186 auto Shifted = DAG.getNode(ISD::SRL, DL, MVT::i64, SubNode, local
13188 auto Final = Shifted;
13192 Final = DAG.getNode(ISD::XOR, DL, MVT::i64, Shifted,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp579 SDValue MatchRotatePosNeg(SDValue Shifted, SDValue Pos, SDValue Neg,
6386 // shifts of Shifted. If Neg == <operand size> - Pos then the OR reduces
6387 // to both (PosOpcode Shifted, Pos) and (NegOpcode Shifted, Neg), with the
6390 SDValue DAGCombiner::MatchRotatePosNeg(SDValue Shifted, SDValue Pos, argument
6401 EVT VT = Shifted.getValueType();
6404 return DAG.getNode(HasPos ? PosOpcode : NegOpcode, DL, VT, Shifted,

Completed in 230 milliseconds