Searched refs:SATA_PLL_CFG0_SEQ_PADPLL_PD_INPUT_VALUE (Results 1 - 4 of 4) sorted by relevance

/freebsd-13-stable/sys/arm/nvidia/tegra124/
H A Dtegra124_car.h223 #define SATA_PLL_CFG0_SEQ_PADPLL_PD_INPUT_VALUE (1 << 7) macro
H A Dtegra124_clk_pll.c656 reg &= ~SATA_PLL_CFG0_SEQ_PADPLL_PD_INPUT_VALUE;
/freebsd-13-stable/sys/arm64/nvidia/tegra210/
H A Dtegra210_car.h308 #define SATA_PLL_CFG0_SEQ_PADPLL_PD_INPUT_VALUE (1 << 7) macro
H A Dtegra210_clk_pll.c855 reg &= ~SATA_PLL_CFG0_SEQ_PADPLL_PD_INPUT_VALUE;

Completed in 59 milliseconds