Searched refs:QCA955X_PLL_DDR_CONFIG_REG (Results 1 - 2 of 2) sorted by relevance

/freebsd-13-stable/sys/mips/atheros/
H A Dqca955xreg.h73 #define QCA955X_PLL_DDR_CONFIG_REG (AR71XX_PLL_CPU_BASE + 0x04) macro
H A Dqca955x_chip.c101 pll = ATH_READ_REG(QCA955X_PLL_DDR_CONFIG_REG);

Completed in 106 milliseconds