Searched refs:PCIEIP_REG_PORT_VC_CAPABILITY_BB (Results 1 - 1 of 1) sorted by relevance
/freebsd-13-stable/sys/dev/qlnx/qlnxe/ | ||
H A D | reg_addr.h | 2089 #define PCIEIP_REG_PORT_VC_CAPABILITY_BB 0x000164UL //Access:R DataWidth:0x20 // Not implemented. macro [all...] |
Completed in 1811 milliseconds