/freebsd-13-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
H A D | CheckerDocumentation.cpp | 150 /// \param IsLoad The flag specifying if the location is a store or a load. 154 void checkLocation(SVal Loc, bool IsLoad, const Stmt *S, argument
|
H A D | ObjCSuperDeallocChecker.cpp | 130 void ObjCSuperDeallocChecker::checkLocation(SVal L, bool IsLoad, const Stmt *S, argument
|
H A D | NSErrorChecker.cpp | 250 if (event.IsLoad)
|
H A D | NullabilityChecker.cpp | 103 void checkLocation(SVal Location, bool IsLoad, const Stmt *S, 526 void NullabilityChecker::checkLocation(SVal Location, bool IsLoad, argument 532 if (!IsLoad)
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
H A D | PPCVSXSwapRemoval.cpp | 74 unsigned int IsLoad : 1; member in struct:__anon4286::PPCVSXSwapEntry 341 SwapVector[VecIdx].IsLoad = 1; 347 SwapVector[VecIdx].IsLoad = 1; 358 SwapVector[VecIdx].IsLoad = 1; 668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { 679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || 703 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || 754 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { 980 if (SwapVector[EntryIdx].IsLoad)
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86ShuffleDecode.h | 136 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad,
|
H A D | X86ShuffleDecode.cpp | 389 void DecodeScalarMoveMask(unsigned NumElts, bool IsLoad, 395 ShuffleMask.push_back(IsLoad ? static_cast<int>(SM_SentinelZero) : i);
|
/freebsd-13-stable/contrib/llvm-project/llvm/utils/TableGen/ |
H A D | X86FoldTablesEmitter.cpp | 103 bool IsLoad = false; 119 if (IsLoad) 474 Result.IsLoad = true;
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Analysis/ |
H A D | Loads.cpp | 357 AAResults *AA, bool *IsLoad, 365 ScanFrom, MaxInstsToScan, AA, IsLoad, NumScanedInst); 353 FindAvailableLoadedValue(LoadInst *Load, BasicBlock *ScanBB, BasicBlock::iterator &ScanFrom, unsigned MaxInstsToScan, AAResults *AA, bool *IsLoad, unsigned *NumScanedInst) argument
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARC/ |
H A D | ARCOptAddrMode.cpp | 424 bool IsLoad = Ldst->mayLoad(); local 426 Register ValReg = IsLoad ? Ldst->getOperand(0).getReg() : Register();
|
/freebsd-13-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Core/ |
H A D | CheckerManager.cpp | 318 bool IsLoad; member in struct:__anon2345::CheckLocationContext 327 : Checkers(checkers), Loc(loc), IsLoad(isLoad), NodeEx(NodeEx), 335 ProgramPoint::Kind K = IsLoad ? ProgramPoint::PreLoadKind : 342 checkFn(Loc, IsLoad, BoundEx, C);
|
/freebsd-13-stable/contrib/llvm-project/clang/include/clang/Basic/ |
H A D | TargetBuiltins.h | 235 bool isLoad() const { return Flags & IsLoad; }
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.h | 109 bool IsLoad) const;
|
H A D | SIRegisterInfo.cpp | 880 bool IsLoad) const { 941 PtrInfo, IsLoad ? MachineMemOperand::MOLoad : MachineMemOperand::MOStore, 944 if (IsLoad) { 961 .addReg(SavedExecReg, getKillRegState(IsLoad || IsKill)); 964 if (IsLoad) {
|
H A D | AMDGPULegalizerInfo.cpp | 212 bool IsLoad) { 228 return IsLoad ? 512 : 128; 242 const bool IsLoad = Opcode != AMDGPU::G_STORE; 257 if (IsLoad && MemSize < Size) 265 if (MemSize > maxSizeForAddrSpace(ST, AS, IsLoad)) 868 bool IsLoad) -> bool { 883 if (MemSize > maxSizeForAddrSpace(ST, AS, IsLoad))
|
/freebsd-13-stable/contrib/llvm-project/clang/lib/CodeGen/ |
H A D | CGAtomic.cpp | 1268 bool IsLoad = E->getOp() == AtomicExpr::AO__c11_atomic_load || local 1291 if (IsLoad) 1297 if (IsLoad || IsStore) 1325 if (!IsLoad) 1327 if (!IsLoad && !IsStore) 1354 if (!IsLoad) { 1362 if (!IsLoad && !IsStore) {
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | InlineSpiller.cpp | 733 bool IsLoad = InstrReg; local 734 if (!IsLoad) 741 if (!IsLoad) 748 if (IsLoad) {
|
H A D | MachineScheduler.cpp | 1520 bool IsLoad; member in class:__anon3520::BaseMemOpClusterMutation 1524 const TargetRegisterInfo *tri, bool IsLoad) 1525 : TII(tii), TRI(tri), IsLoad(IsLoad) {} 1650 if ((IsLoad && !SU.getInstr()->mayLoad()) || 1651 (!IsLoad && !SU.getInstr()->mayStore())) 1523 BaseMemOpClusterMutation(const TargetInstrInfo *tii, const TargetRegisterInfo *tri, bool IsLoad) argument
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMLoadStoreOptimizer.cpp | 498 bool IsLoad = local 503 if (IsLoad || IsStore) { 838 bool IsLoad = isi32Load(Opcode); local 839 assert((IsLoad || isi32Store(Opcode)) && "Must have integer load or store"); 840 unsigned LoadStoreOpcode = IsLoad ? ARM::t2LDRDi8 : ARM::t2STRDi8; 845 if (IsLoad) { 861 bool IsLoad = isLoadSingle(Opcode); local 876 if (IsLoad) {
|
H A D | ARMExpandPseudoInsts.cpp | 157 bool IsLoad; member in struct:__anon4014::NEONLdStTableEntry 506 assert(TableEntry && TableEntry->IsLoad && "NEONLdStTable lookup failed"); 617 assert(TableEntry && !TableEntry->IsLoad && "NEONLdStTable lookup failed"); 716 if (TableEntry->IsLoad) { 741 if (!TableEntry->IsLoad) 766 if (TableEntry->IsLoad)
|
/freebsd-13-stable/contrib/llvm-project/clang/include/clang/StaticAnalyzer/Core/ |
H A D | Checker.h | 555 bool IsLoad; member in struct:clang::ento::ImplicitNullDerefEvent
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
H A D | AArch64Disassembler.cpp | 1279 bool IsLoad = fieldFromInstruction(insn, 22, 1); local 1284 if (IsLoad && IsIndexed && !IsFP && Rn != 31 && Rt == Rn) 1380 bool IsLoad = fieldFromInstruction(insn, 22, 1); local 1496 if (IsLoad && Rt == Rt2)
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonExpandCondsets.cpp | 822 bool IsLoad = TheI.mayLoad(), IsStore = TheI.mayStore(); local 823 if (!IsLoad && !IsStore)
|
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
H A D | MipsAsmParser.cpp | 260 const MCSubtargetInfo *STI, bool IsLoad); 262 const MCSubtargetInfo *STI, bool IsLoad); 332 const MCSubtargetInfo *STI, bool IsLoad); 3678 const MCSubtargetInfo *STI, bool IsLoad) { 3702 if (!IsLoad || !IsGPR || (BaseReg == DstReg)) { 3805 const MCSubtargetInfo *STI, bool IsLoad) { 3829 if (!IsLoad || !IsGPR || (BaseReg == DstReg)) { 5276 bool IsLoad) { 5283 unsigned Opcode = IsLoad ? Mips::LW : Mips::SW; 5304 if (FirstReg != BaseReg || !IsLoad) { 3677 expandMem16Inst(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, const MCSubtargetInfo *STI, bool IsLoad) argument 3804 expandMem9Inst(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, const MCSubtargetInfo *STI, bool IsLoad) argument 5273 expandLoadStoreDMacro(MCInst &Inst, SMLoc IDLoc, MCStreamer &Out, const MCSubtargetInfo *STI, bool IsLoad) argument [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 14240 bool &IsLoad, bool &IsMasked, SDValue &Ptr, 14256 IsLoad = false; 14274 IsLoad = false; 14291 bool IsLoad = true; 14294 if (!getCombineLoadStoreParts(N, ISD::PRE_INC, ISD::PRE_DEC, IsLoad, IsMasked, 14338 if (!IsLoad) { 14417 if (IsLoad) 14423 if (IsLoad) 14435 if (IsLoad) { 14489 SDValue NewOp2 = Result.getValue(IsLoad 14239 getCombineLoadStoreParts(SDNode *N, unsigned Inc, unsigned Dec, bool &IsLoad, bool &IsMasked, SDValue &Ptr, const TargetLowering &TLI) argument 14532 bool IsLoad = true; local 14555 getPostIndexedLoadStoreOp(SDNode *N, bool &IsLoad, bool &IsMasked, SDValue &Ptr, SDValue &BasePtr, SDValue &Offset, ISD::MemIndexedMode &AM, SelectionDAG &DAG, const TargetLowering &TLI) argument 21870 const bool IsLoad = isa<LoadSDNode>(N) && cast<LoadSDNode>(N)->isSimple(); local [all...] |