Searched refs:FIOperandNum (Results 1 - 25 of 43) sorted by relevance

12

/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/VE/
H A DVERegisterInfo.cpp98 unsigned FIOperandNum, int Offset, Register FrameReg) {
102 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false);
103 MI.getOperand(FIOperandNum + 2).ChangeToImmediate(Offset);
107 int SPAdj, unsigned FIOperandNum,
113 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
121 Offset += MI.getOperand(FIOperandNum + 2).getImm();
123 replaceFI(MF, II, MI, dl, FIOperandNum, Offset, FrameReg);
96 replaceFI(MachineFunction &MF, MachineBasicBlock::iterator II, MachineInstr &MI, const DebugLoc &dl, unsigned FIOperandNum, int Offset, Register FrameReg) argument
106 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
H A DVERegisterInfo.h39 unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXRegisterInfo.cpp113 int SPAdj, unsigned FIOperandNum,
118 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
122 MI.getOperand(FIOperandNum + 1).getImm();
125 MI.getOperand(FIOperandNum).ChangeToRegister(NVPTX::VRFrame, false);
126 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
112 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
H A DNVPTXRegisterInfo.h42 unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFRegisterInfo.h32 unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430RegisterInfo.h36 int SPAdj, unsigned FIOperandNum,
H A DMSP430RegisterInfo.cpp104 int SPAdj, unsigned FIOperandNum,
113 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
127 Offset += MI.getOperand(FIOperandNum + 1).getImm();
136 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
153 MI.getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
154 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
103 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcRegisterInfo.cpp113 unsigned FIOperandNum, int Offset, unsigned FramePtr) {
118 MI.getOperand(FIOperandNum).ChangeToRegister(FramePtr, false);
119 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
140 MI.getOperand(FIOperandNum).ChangeToRegister(SP::G1, false);
141 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(LO10(Offset));
158 MI.getOperand(FIOperandNum).ChangeToRegister(SP::G1, false);
159 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(0);
165 int SPAdj, unsigned FIOperandNum,
171 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
180 Offset += MI.getOperand(FIOperandNum
111 replaceFI(MachineFunction &MF, MachineBasicBlock::iterator II, MachineInstr &MI, const DebugLoc &dl, unsigned FIOperandNum, int Offset, unsigned FramePtr) argument
164 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
[all...]
H A DSparcRegisterInfo.h38 int SPAdj, unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyRegisterInfo.cpp54 MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum,
62 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
75 if (AddrOperandNum == FIOperandNum) {
83 MI.getOperand(FIOperandNum)
92 MachineOperand &OtherMO = MI.getOperand(3 - FIOperandNum);
106 MI.getOperand(FIOperandNum)
135 MI.getOperand(FIOperandNum).ChangeToRegister(FIRegOperand, /*isDef=*/false);
53 eliminateFrameIndex( MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger * ) const argument
H A DWebAssemblyRegisterInfo.h38 unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiRegisterInfo.h38 unsigned FIOperandNum,
H A DLanaiRegisterInfo.cpp132 int SPAdj, unsigned FIOperandNum,
143 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
146 MI.getOperand(FIOperandNum + 1).getImm();
217 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, /*isDef=*/false);
218 MI.getOperand(FIOperandNum + 1)
239 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, /*isDef=*/false);
240 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
131 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600RegisterInfo.h51 unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCRegisterInfo.h40 unsigned FIOperandNum,
H A DARCRegisterInfo.cpp161 int SPAdj, unsigned FIOperandNum,
165 MachineOperand &FrameOp = MI.getOperand(FIOperandNum);
189 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false /*isDef*/);
190 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
195 Offset += MI.getOperand(FIOperandNum + 1).getImm();
160 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreRegisterInfo.h38 int SPAdj, unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRRegisterInfo.h41 unsigned FIOperandNum,
H A DAVRRegisterInfo.cpp133 int SPAdj, unsigned FIOperandNum,
145 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
151 Offset += MI.getOperand(FIOperandNum + 1).getImm();
158 MI.getOperand(FIOperandNum).ChangeToRegister(AVR::R29R28, false);
247 MI.getOperand(FIOperandNum).ChangeToRegister(AVR::R29R28, false);
249 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
132 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVRegisterInfo.h44 unsigned FIOperandNum,
H A DRISCVRegisterInfo.cpp143 int SPAdj, unsigned FIOperandNum,
153 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
157 MI.getOperand(FIOperandNum + 1).getImm();
181 MI.getOperand(FIOperandNum)
183 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
142 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZRegisterInfo.cpp254 int SPAdj, unsigned FIOperandNum,
266 int FrameIndex = MI->getOperand(FIOperandNum).getIndex();
269 MI->getOperand(FIOperandNum + 1).getImm());
273 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, /*isDef*/ false);
288 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
307 && MI->getOperand(FIOperandNum + 2).getReg() == 0) {
311 MI->getOperand(FIOperandNum).ChangeToRegister(BasePtr, false);
312 MI->getOperand(FIOperandNum + 2).ChangeToRegister(ScratchReg,
329 MI->getOperand(FIOperandNum).ChangeToRegister(ScratchReg,
334 MI->getOperand(FIOperandNum
253 eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
[all...]
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86RegisterInfo.cpp716 int SPAdj, unsigned FIOperandNum,
725 int FrameIndex = MI.getOperand(FIOperandNum).getIndex();
748 MachineOperand &FI = MI.getOperand(FIOperandNum);
763 MI.getOperand(FIOperandNum).ChangeToRegister(MachineBasePtr, false);
772 int64_t Offset = MI.getOperand(FIOperandNum + 1).getImm() + FIOffset;
773 MI.getOperand(FIOperandNum + 1).ChangeToImmediate(Offset);
777 if (MI.getOperand(FIOperandNum+3).isImm()) {
779 int Imm = (int)(MI.getOperand(FIOperandNum + 3).getImm());
784 MI.getOperand(FIOperandNum + 3).ChangeToImmediate(Offset);
788 (uint64_t)MI.getOperand(FIOperandNum
715 eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const argument
[all...]
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumbRegisterInfo.h55 int SPAdj, unsigned FIOperandNum,
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.h42 unsigned FIOperandNum, RegScavenger *RS = nullptr) const override;

Completed in 209 milliseconds

12