Searched refs:CvtSrc (Results 1 - 3 of 3) sorted by relevance
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUPostLegalizerCombiner.cpp | 216 Register CvtSrc = MatchInfo.CvtVal; local 220 CvtSrc = B.buildAnyExt(S32, CvtSrc).getReg(0); 224 B.buildInstr(NewOpc, {MI.getOperand(0)}, {CvtSrc}, MI.getFlags());
|
H A D | AMDGPUISelLowering.cpp | 3812 SDValue CvtSrc = N0.getOperand(0); local 3813 if (CvtSrc.getOpcode() == ISD::FNEG) { 3816 return DAG.getNode(Opc, SL, VT, CvtSrc.getOperand(0)); 3824 SDValue Neg = DAG.getNode(ISD::FNEG, SL, CvtSrc.getValueType(), CvtSrc); 3828 SDValue CvtSrc = N0.getOperand(0); local 3830 if (CvtSrc.getOpcode() == ISD::FNEG) { 3833 CvtSrc.getOperand(0), N0.getOperand(1)); 3840 SDValue Neg = DAG.getNode(ISD::FNEG, SL, CvtSrc.getValueType(), CvtSrc); [all...] |
/freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 12485 SDValue CvtSrc = N1.getOperand(0); local 12486 SDValue N100 = CvtSrc.getOperand(0); 12487 SDValue N101 = CvtSrc.getOperand(1); 12488 SDValue N102 = CvtSrc.getOperand(2); 12491 CvtSrc.getValueType())) {
|
Completed in 210 milliseconds