Searched refs:SOR1_TIMING_CYA (Results 1 - 1 of 1) sorted by relevance

/freebsd-12-stable/sys/arm/nvidia/drm2/
H A Dtegra_dc_reg.h150 #define SOR1_TIMING_CYA (1 << 27) macro

Completed in 49 milliseconds