Searched refs:QCA955X_PLL_ETH_SGMII_CONTROL_REG (Results 1 - 2 of 2) sorted by relevance

/freebsd-12-stable/sys/mips/atheros/
H A Dqca955xreg.h108 #define QCA955X_PLL_ETH_SGMII_CONTROL_REG (AR71XX_PLL_CPU_BASE + 0x48) macro
H A Dqca955x_chip.c200 ATH_WRITE_REG(QCA955X_PLL_ETH_SGMII_CONTROL_REG, pll);

Completed in 55 milliseconds