Searched refs:SATA_PLL_CFG0_SEQ_RESET_INPUT_VALUE (Results 1 - 2 of 2) sorted by relevance

/freebsd-11.0-release/sys/arm/nvidia/tegra124/
H A Dtegra124_car.h225 #define SATA_PLL_CFG0_SEQ_RESET_INPUT_VALUE (1 << 5) macro
H A Dtegra124_clk_pll.c646 reg &= ~SATA_PLL_CFG0_SEQ_RESET_INPUT_VALUE;

Completed in 95 milliseconds