Searched refs:CmpOpc (Results 1 - 6 of 6) sorted by relevance
| /freebsd-11.0-release/contrib/llvm/lib/Target/Mips/ |
| H A D | Mips16ISelLowering.h | 64 MachineBasicBlock *emitFEXT_T8I816_ins(unsigned BtOpc, unsigned CmpOpc,
|
| H A D | Mips16ISelLowering.cpp | 710 Mips16TargetLowering::emitFEXT_T8I816_ins(unsigned BtOpc, unsigned CmpOpc, argument
719 BuildMI(*BB, MI, MI->getDebugLoc(), TII->get(CmpOpc)).addReg(regX)
735 unsigned CmpOpc; local
737 CmpOpc = CmpiOpc;
740 CmpOpc = CmpiXOpc;
743 BuildMI(*BB, MI, MI->getDebugLoc(), TII->get(CmpOpc)).addReg(regX)
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 827 unsigned CmpOpc; local
832 CmpOpc = PPC::FCMPUS;
835 CmpOpc = PPC::FCMPUD;
844 CmpOpc = IsZExt ? PPC::CMPLW : PPC::CMPW;
846 CmpOpc = IsZExt ? PPC::CMPLWI : PPC::CMPWI;
850 CmpOpc = IsZExt ? PPC::CMPLD : PPC::CMPD;
852 CmpOpc = IsZExt ? PPC::CMPLDI : PPC::CMPDI;
882 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(CmpOpc), DestReg)
885 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(CmpOpc), DestReg)
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/ARM/ |
| H A D | ARMFastISel.cpp | 1397 unsigned CmpOpc; local
1405 CmpOpc = UseImm ? ARM::VCMPEZS : ARM::VCMPES;
1409 CmpOpc = UseImm ? ARM::VCMPEZD : ARM::VCMPED;
1419 CmpOpc = ARM::t2CMPrr;
1421 CmpOpc = isNegativeImm ? ARM::t2CMNri : ARM::t2CMPri;
1424 CmpOpc = ARM::CMPrr;
1426 CmpOpc = isNegativeImm ? ARM::CMNri : ARM::CMPri;
1450 const MCInstrDesc &II = TII.get(CmpOpc);
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 1557 static bool isImmValidForOpcode(unsigned CmpOpc, int64_t Imm) { argument
1559 if (CmpOpc == Hexagon::A4_cmpbeqi)
1561 if (CmpOpc == Hexagon::A4_cmpbgti)
|
| /freebsd-11.0-release/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 9457 unsigned CmpOpc = Cmp.getOpcode(); local
9458 if (CmpOpc != AArch64ISD::ADDS && CmpOpc != AArch64ISD::SUBS)
|
Completed in 145 milliseconds