Searched refs:getOpcode (Results 1 - 25 of 780) sorted by relevance

1234567891011>>

/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMMacroFusion.cpp25 switch(SecondMI.getOpcode()) {
28 return FirstMI == nullptr || FirstMI->getOpcode() == ARM::AESE;
31 return FirstMI == nullptr || FirstMI->getOpcode() == ARM::AESD;
41 if ((FirstMI == nullptr || FirstMI->getOpcode() == ARM::MOVi16) &&
42 SecondMI.getOpcode() == ARM::MOVTi16)
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64MacroFusion.cpp25 if (SecondMI.getOpcode() != AArch64::Bcc)
32 switch (FirstMI->getOpcode()) {
66 if (SecondMI.getOpcode() != AArch64::CBZW &&
67 SecondMI.getOpcode() != AArch64::CBZX &&
68 SecondMI.getOpcode() != AArch64::CBNZW &&
69 SecondMI.getOpcode() != AArch64::CBNZX)
76 switch (FirstMI->getOpcode()) {
117 switch (SecondMI.getOpcode()) {
121 return FirstMI == nullptr || FirstMI->getOpcode() == AArch64::AESErr;
125 return FirstMI == nullptr || FirstMI->getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCInstrAnalysis.h38 return Info->get(Inst.getOpcode()).isBranch();
42 return Info->get(Inst.getOpcode()).isConditionalBranch();
46 return Info->get(Inst.getOpcode()).isUnconditionalBranch();
50 return Info->get(Inst.getOpcode()).isIndirectBranch();
54 return Info->get(Inst.getOpcode()).isCall();
58 return Info->get(Inst.getOpcode()).isReturn();
62 return Info->get(Inst.getOpcode()).isTerminator();
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelDAGToDAG.cpp113 if (Addr.getOpcode() == ISD::OR &&
114 Addr.getOperand(1).getOpcode() == LanaiISD::SMALL) {
163 if ((Addr.getOpcode() == ISD::TargetExternalSymbol ||
164 Addr.getOpcode() == ISD::TargetGlobalAddress))
168 ISD::NodeType AluOperator = static_cast<ISD::NodeType>(Addr.getOpcode());
192 Addr.getOperand(1).getOpcode() == LanaiISD::SMALL)
214 if (Addr.getOpcode() == ISD::FrameIndex)
218 if ((Addr.getOpcode() == ISD::TargetExternalSymbol ||
219 Addr.getOpcode() == ISD::TargetGlobalAddress))
223 ISD::NodeType AluOperator = static_cast<ISD::NodeType>(Addr.getOpcode());
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCEarlyReturn.cpp60 (I->getOpcode() != PPC::BLR && I->getOpcode() != PPC::BLR8) ||
76 if (J->getOpcode() == PPC::B) {
80 BuildMI(**PI, J, J->getDebugLoc(), TII->get(I->getOpcode()))
88 } else if (J->getOpcode() == PPC::BCC) {
102 } else if (J->getOpcode() == PPC::BC || J->getOpcode() == PPC::BCn) {
108 TII->get(J->getOpcode() == PPC::BC ? PPC::BCLR : PPC::BCLRn))
H A DPPCTOCRegDeps.cpp97 if (MI.getOpcode() == PPC::LDtocL ||
98 MI.getOpcode() == PPC::ADDItocL ||
99 MI.getOpcode() == PPC::LWZtocL)
H A DPPCPreEmitPeephole.cpp83 unsigned Opc = BBI->getOpcode();
124 if (AfterBBI->getOpcode() != Opc)
173 if (MI.getOpcode() == PPC::UNENCODED_NOP)
186 unsigned Opc = MI.getOpcode();
238 if (Br->getOpcode() != PPC::BC && Br->getOpcode() != PPC::BCn)
247 if ((It->getOpcode() == PPC::CRUNSET ||
248 It->getOpcode() == PPC::CRSET) &&
258 unsigned CRSetOp = CRSetMI->getOpcode();
259 if ((Br->getOpcode()
[all...]
H A DPPCTLSDynamicCall.cpp58 if (MI.getOpcode() != PPC::ADDItlsgdLADDR &&
59 MI.getOpcode() != PPC::ADDItlsldLADDR &&
60 MI.getOpcode() != PPC::ADDItlsgdLADDR32 &&
61 MI.getOpcode() != PPC::ADDItlsldLADDR32) {
67 if (MI.getOpcode() == PPC::ADJCALLSTACKDOWN)
69 else if (MI.getOpcode() == PPC::ADJCALLSTACKUP)
85 switch (MI.getOpcode()) {
H A DPPCBranchSelector.cpp304 if (I->getOpcode() == PPC::BCC && !I->getOperand(2).isImm())
306 else if ((I->getOpcode() == PPC::BC || I->getOpcode() == PPC::BCn) &&
309 else if ((I->getOpcode() == PPC::BDNZ8 || I->getOpcode() == PPC::BDNZ ||
310 I->getOpcode() == PPC::BDZ8 || I->getOpcode() == PPC::BDZ) &&
333 if (I->getOpcode() == PPC::BCC) {
344 } else if (I->getOpcode() == PPC::BC) {
347 } else if (I->getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblySetP2AlignOperands.cpp63 (UINT64_C(1) << WebAssembly::GetDefaultP2Align(MI.getOpcode())) &&
72 uint64_t(WebAssembly::GetDefaultP2Align(MI.getOpcode())));
88 MI.getOpcode(), WebAssembly::OpName::p2align);
H A DWebAssemblyUtilities.cpp40 switch (MI.getOpcode()) {
47 if (isCallIndirect(MI.getOpcode()))
52 const MachineOperand &MO = MI.getOperand(getCalleeOpNo(MI.getOpcode()));
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86WinAllocaExpander.cpp80 assert(MI->getOpcode() == X86::WIN_ALLOCA_32 ||
81 MI->getOpcode() == X86::WIN_ALLOCA_64);
88 (Def->getOpcode() != X86::MOV32ri && Def->getOpcode() != X86::MOV64ri) ||
111 switch (MI.getOpcode()) {
155 if (MI.getOpcode() == X86::WIN_ALLOCA_32 ||
156 MI.getOpcode() == X86::WIN_ALLOCA_64) {
175 } else if (MI.getOpcode() == X86::ADJCALLSTACKUP32 ||
176 MI.getOpcode() == X86::ADJCALLSTACKUP64) {
178 } else if (MI.getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DDelaySlotFiller.cpp117 (MI->getOpcode() == SP::RESTORErr
118 || MI->getOpcode() == SP::RESTOREri)) {
126 (MI->getOpcode() == SP::FCMPS || MI->getOpcode() == SP::FCMPD
127 || MI->getOpcode() == SP::FCMPQ)) {
178 if (slot->getOpcode() == SP::RET || slot->getOpcode() == SP::TLS_CALL)
181 if (slot->getOpcode() == SP::RETL) {
185 if (J->getOpcode() == SP::RESTORErr
186 || J->getOpcode()
[all...]
H A DSparcISelDAGToDAG.cpp83 if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
84 Addr.getOpcode() == ISD::TargetGlobalAddress ||
85 Addr.getOpcode() == ISD::TargetGlobalTLSAddress)
88 if (Addr.getOpcode() == ISD::ADD) {
104 if (Addr.getOperand(0).getOpcode() == SPISD::Lo) {
109 if (Addr.getOperand(1).getOpcode() == SPISD::Lo) {
121 if (Addr.getOpcode() == ISD::FrameIndex) return false;
122 if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
123 Addr.getOpcode() == ISD::TargetGlobalAddress ||
124 Addr.getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600EmitClauseMarkers.cpp53 switch (MI.getOpcode()) {
67 if (TII->isLDSRetInstr(MI.getOpcode()))
70 if (TII->isVector(MI) || TII->isCubeOp(MI.getOpcode()) ||
71 TII->isReductionOp(MI.getOpcode()))
86 if (TII->isALUInstr(MI.getOpcode()))
88 if (TII->isVector(MI) || TII->isCubeOp(MI.getOpcode()))
90 switch (MI.getOpcode()) {
104 switch (MI.getOpcode()) {
134 if (!TII->isALUInstr(MI.getOpcode()) && MI.getOpcode() !
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/IR/
H A DInstruction.h125 unsigned getOpcode() const { return getValueID() - InstructionVal; } function in class:llvm::Instruction
127 const char *getOpcodeName() const { return getOpcodeName(getOpcode()); }
128 bool isTerminator() const { return isTerminator(getOpcode()); }
129 bool isUnaryOp() const { return isUnaryOp(getOpcode()); }
130 bool isBinaryOp() const { return isBinaryOp(getOpcode()); }
131 bool isIntDivRem() const { return isIntDivRem(getOpcode()); }
132 bool isShift() const { return isShift(getOpcode()); }
133 bool isCast() const { return isCast(getOpcode()); }
134 bool isFuncletPad() const { return isFuncletPad(getOpcode()); }
136 return isExceptionalTerminator(getOpcode());
[all...]
H A DOperator.h40 unsigned getOpcode() const { function in class:llvm::Operator
42 return I->getOpcode();
43 return cast<ConstantExpr>(this)->getOpcode();
48 static unsigned getOpcode(const Value *V) { function in class:llvm::Operator
50 return I->getOpcode();
52 return CE->getOpcode();
101 return I->getOpcode() == Instruction::Add ||
102 I->getOpcode() == Instruction::Sub ||
103 I->getOpcode() == Instruction::Mul ||
104 I->getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXPeephole.cpp77 if (Root.getOpcode() != NVPTX::cvta_to_local_yes_64 &&
78 Root.getOpcode() != NVPTX::cvta_to_local_yes)
90 (GenericAddrDef->getOpcode() != NVPTX::LEA_ADDRi64 &&
91 GenericAddrDef->getOpcode() != NVPTX::LEA_ADDRi)) {
112 BuildMI(MF, Root.getDebugLoc(), TII->get(Prev.getOpcode()),
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelDAGToDAG.cpp77 if (Addr.getOpcode() == ARCISD::GAWRAPPER) {
87 if (Addr.getOpcode() == ARCISD::GAWRAPPER) {
91 if (Addr.getOpcode() != ISD::ADD && Addr.getOpcode() != ISD::SUB &&
93 if (Addr.getOpcode() == ISD::FrameIndex) {
107 if (Addr.getOpcode() == ISD::SUB)
114 if (Base.getOpcode() == ISD::FrameIndex) {
131 if (Addr.getOpcode() == ARCISD::GAWRAPPER) {
136 if (Addr.getOpcode() == ISD::SUB)
154 if (Addr.getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/
H A DUndefResultChecker.cpp112 << BinaryOperator::getOpcodeStr(B->getOpcode())
118 if ((B->getOpcode() == BinaryOperatorKind::BO_Shl ||
119 B->getOpcode() == BinaryOperatorKind::BO_Shr) &&
122 << ((B->getOpcode() == BinaryOperatorKind::BO_Shl) ? "left"
126 } else if ((B->getOpcode() == BinaryOperatorKind::BO_Shl ||
127 B->getOpcode() == BinaryOperatorKind::BO_Shr) &&
131 << ((B->getOpcode() == BinaryOperatorKind::BO_Shl) ? "left"
148 } else if (B->getOpcode() == BinaryOperatorKind::BO_Shl &&
153 } else if (B->getOpcode() == BinaryOperatorKind::BO_Shl &&
169 << BinaryOperator::getOpcodeStr(B->getOpcode())
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/
H A DAArch64ExternalSymbolizer.cpp92 } else if (MI.getOpcode() == AArch64::ADRP) {
105 } else if (MI.getOpcode() == AArch64::ADDXri ||
106 MI.getOpcode() == AArch64::LDRXui ||
107 MI.getOpcode() == AArch64::LDRXl ||
108 MI.getOpcode() == AArch64::ADR) {
109 if (MI.getOpcode() == AArch64::ADDXri)
111 else if (MI.getOpcode() == AArch64::LDRXui)
113 if (MI.getOpcode() == AArch64::LDRXl) {
117 } else if (MI.getOpcode() == AArch64::ADR) {
126 MI.getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAGNodes.h187 inline unsigned getOpcode() const;
663 unsigned getOpcode() const { return (unsigned short)NodeType; } function in class:llvm::SDNode
895 if (TopologicalPrune && M->getOpcode() != ISD::TokenFactor && (NId > 0) &&
1149 inline unsigned SDValue::getOpcode() const {
1150 return Node->getOpcode();
1281 return N->getOpcode() == ISD::ADDRSPACECAST;
1388 return getOperand(getOpcode() == ISD::STORE ? 2 : 1);
1395 return N->getOpcode() == ISD::LOAD ||
1396 N->getOpcode() == ISD::STORE ||
1397 N->getOpcode()
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/Vectorize/
H A DVPlanSLP.cpp92 unsigned Opcode = OriginalInstr->getOpcode();
96 return I->getOpcode() == Opcode &&
126 if (VPI->getOpcode() == Instruction::Load &&
172 cast<VPInstruction>(Values[0])->getOpcode());
180 switch (VPI->getOpcode()) {
196 static Optional<unsigned> getOpcode(ArrayRef<VPValue *> Values) { function
197 unsigned Opcode = cast<VPInstruction>(Values[0])->getOpcode();
199 return cast<VPInstruction>(V)->getOpcode() != Opcode;
209 if (A->getOpcode() != B->getOpcode())
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonCFGOptimizer.cpp85 switch (MI.getOpcode()) {
128 int Opc = MI.getOpcode();
177 if (MI.getOpcode() == Hexagon::J2_jumpt ||
178 MI.getOpcode() == Hexagon::J2_jumpf) {
189 IsUnconditionalJump(LayoutSucc->front().getOpcode())) {
197 IsUnconditionalJump(JumpAroundTarget->back().getOpcode()) &&
/freebsd-11-stable/contrib/llvm-project/llvm/lib/MC/
H A DMCInst.cpp64 OS << "<MCInst " << getOpcode();
74 StringRef InstName = Printer ? Printer->getOpcodeName(getOpcode()) : "";
80 OS << "<MCInst #" << getOpcode();

Completed in 256 milliseconds

1234567891011>>