Searched refs:enable_mask (Results 1 - 6 of 6) sorted by relevance
/freebsd-11-stable/sys/arm/nvidia/ |
H A D | as3722_regulators.c | 83 uint8_t enable_mask; member in struct:reg_def 138 .enable_mask = AS3722_SDN_CTRL(0), 150 .enable_mask = AS3722_SDN_CTRL(1), 163 .enable_mask = AS3722_SDN_CTRL(2), 176 .enable_mask = AS3722_SDN_CTRL(3), 189 .enable_mask = AS3722_SDN_CTRL(4), 202 .enable_mask = AS3722_SDN_CTRL(5), 214 .enable_mask = AS3722_SDN_CTRL(6), 227 .enable_mask = AS3722_LDO0_CTRL, 240 .enable_mask [all...] |
/freebsd-11-stable/sys/arm/allwinner/ |
H A D | axp209.c | 70 uint8_t enable_mask; member in struct:axp2xx_regdef 85 .enable_mask = AXP209_POWERCTL_DCDC2, 97 .enable_mask = AXP209_POWERCTL_DCDC3, 109 .enable_mask = AXP209_POWERCTL_LDO2, 122 .enable_mask = AXP209_POWERCTL_LDO3, 137 .enable_mask = AXP221_POWERCTL2_DLDO1, 149 .enable_mask = AXP221_POWERCTL2_DLDO2, 161 .enable_mask = AXP221_POWERCTL2_DLDO3, 173 .enable_mask = AXP221_POWERCTL2_DLDO4, 185 .enable_mask 397 uint8_t enable_mask; member in struct:axp2xx_sensors [all...] |
/freebsd-11-stable/sys/dev/drm/ |
H A D | via_drv.h | 60 uint32_t enable_mask; member in struct:drm_via_irq
|
H A D | via_irq.c | 289 cur_irq->enable_mask = dev_priv->irq_masks[i][0]; 292 dev_priv->irq_enable_mask |= cur_irq->enable_mask;
|
/freebsd-11-stable/sys/dev/drm2/i915/ |
H A D | i915_irq.c | 1984 u32 enable_mask; local 1990 enable_mask = I915_DISPLAY_PORT_INTERRUPT; 1991 enable_mask |= I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | 2000 dev_priv->irq_mask = (~enable_mask) | 2015 I915_WRITE(VLV_IER, enable_mask); 2263 u32 enable_mask; local 2279 enable_mask = 2288 enable_mask |= I915_DISPLAY_PORT_INTERRUPT; 2294 I915_WRITE(IER, enable_mask); 2479 u32 enable_mask; local [all...] |
/freebsd-11-stable/sys/dev/qlnx/qlnxe/ |
H A D | ecore_dbg_fw_funcs.c | 3966 u8 enable_mask, 3974 ecore_wr(p_hwfn, p_ptt, block->dbg_enable_addr, enable_mask); 5103 u8 enable_mask, 5110 shifted_enable_mask = SHR(enable_mask, VALUES_PER_CYCLE, right_shift); 5134 u8 enable_mask, 5147 DP_VERBOSE(p_hwfn, ECORE_MSG_DEBUG, "dbg_bus_enable_block: block = %d, line_num = %d, enable_mask = 0x%x, right_shift = %d, force_valid_mask = 0x%x, force_frame_mask = 0x%x\n", block_id, line_num, enable_mask, right_shift, force_valid_mask, force_frame_mask); 5157 !enable_mask || 5158 enable_mask > MAX_CYCLE_VALUES_MASK || 5165 if (!dev_data->bus.unify_inputs && ecore_is_overlapping_enable_mask(p_hwfn, enable_mask, right_shif 3962 ecore_config_dbg_line(struct ecore_hwfn *p_hwfn, struct ecore_ptt *p_ptt, enum block_id block_id, u8 line_id, u8 enable_mask, u8 right_shift, u8 force_valid_mask, u8 force_frame_mask) argument 5102 ecore_is_overlapping_enable_mask(struct ecore_hwfn *p_hwfn, u8 enable_mask, u8 right_shift) argument 5131 ecore_dbg_bus_enable_block(struct ecore_hwfn *p_hwfn, enum block_id block_id, u8 line_num, u8 enable_mask, u8 right_shift, u8 force_valid_mask, u8 force_frame_mask) argument [all...] |
Completed in 155 milliseconds