Searched refs:VReg1 (Results 1 - 2 of 2) sorted by relevance
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstructionSelector.cpp | 247 Register VReg1 = MIB->getOperand(1).getReg(); local 248 (void)VReg1; 249 assert(MRI.getType(VReg1).getSizeInBits() == 32 && 250 RBI.getRegBank(VReg1, MRI, TRI)->getID() == ARM::GPRRegBankID && 279 Register VReg1 = MIB->getOperand(1).getReg(); local 280 (void)VReg1; 281 assert(MRI.getType(VReg1).getSizeInBits() == 32 && 282 RBI.getRegBank(VReg1, MRI, TRI)->getID() == ARM::GPRRegBankID &&
|
H A D | ARMISelLowering.cpp | 9731 Register VReg1 = MRI->createVirtualRegister(TRC); local 9732 BuildMI(DispatchBB, dl, TII->get(ARM::t2MOVi16), VReg1) 9736 unsigned VReg2 = VReg1; 9740 .addReg(VReg1) 9797 Register VReg1 = MRI->createVirtualRegister(TRC); local 9799 .addReg(VReg1, RegState::Define) 9804 .addReg(VReg1) 9869 Register VReg1 = MRI->createVirtualRegister(TRC); local 9870 BuildMI(DispatchBB, dl, TII->get(ARM::MOVi16), VReg1) 9874 unsigned VReg2 = VReg1; 9898 Register VReg1 = MRI->createVirtualRegister(TRC); local [all...] |
Completed in 148 milliseconds