/freebsd-11-stable/contrib/llvm-project/llvm/lib/MC/ |
H A D | MCSchedule.cpp | 57 unsigned SchedClass) const { 58 const MCSchedClassDesc &SCDesc = *getSchedClassDesc(SchedClass); 70 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); local 71 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); 77 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, CPUID); 78 SCDesc = getSchedClassDesc(SchedClass); 81 if (SchedClass) 113 unsigned SchedClass = MCII.get(Inst.getOpcode()).getSchedClass(); local 114 const MCSchedClassDesc *SCDesc = getSchedClassDesc(SchedClass); 134 getReciprocalThroughput(unsigned SchedClass, const InstrItineraryData &IID) argument [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonDepTimingClasses.h | 19 inline bool is_TC3x(unsigned SchedClass) { argument 20 switch (SchedClass) { 46 inline bool is_TC2early(unsigned SchedClass) { argument 47 switch (SchedClass) { 56 inline bool is_TC4x(unsigned SchedClass) { argument 57 switch (SchedClass) { 71 inline bool is_TC2(unsigned SchedClass) { argument 72 switch (SchedClass) { 100 inline bool is_TC1(unsigned SchedClass) { argument 101 switch (SchedClass) { [all...] |
H A D | HexagonInstrInfo.cpp | 2154 unsigned SchedClass = MI.getDesc().getSchedClass(); local 2155 return is_TC4x(SchedClass) || is_TC3x(SchedClass); 2346 unsigned SchedClass = MI.getDesc().getSchedClass(); local 2347 return !is_TC1(SchedClass); 2595 unsigned SchedClass = MI.getDesc().getSchedClass(); local 2596 return is_TC1(SchedClass); 2600 unsigned SchedClass = MI.getDesc().getSchedClass(); local 2601 return is_TC2(SchedClass); 2605 unsigned SchedClass local 2610 unsigned SchedClass = MI.getDesc().getSchedClass(); local [all...] |
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZHazardRecognizer.h | 122 if (!SU->SchedClass && SchedModel->hasInstrSchedModel()) 123 SU->SchedClass = SchedModel->resolveSchedClass(SU->getInstr()); 124 return SU->SchedClass;
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TargetSchedule.cpp | 135 unsigned SchedClass = MI->getDesc().getSchedClass(); local 136 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass); 146 SchedClass = STI->resolveSchedClass(SchedClass, MI, this); 147 SCDesc = SchedModel.getSchedClassDesc(SchedClass); 327 unsigned SchedClass = MI->getDesc().getSchedClass(); local 328 return MCSchedModel::getReciprocalThroughput(SchedClass, 340 unsigned SchedClass = TII->get(Opcode).getSchedClass(); local 342 return MCSchedModel::getReciprocalThroughput(SchedClass, 345 const MCSchedClassDesc &SCDesc = *SchedModel.getSchedClassDesc(SchedClass); [all...] |
H A D | MachinePipeliner.cpp | 917 unsigned SchedClass = Inst->getDesc().getSchedClass(); local 921 make_range(InstrItins->beginStage(SchedClass), 922 InstrItins->endStage(SchedClass))) { 934 STI->getSchedModel().getSchedClassDesc(SchedClass); 964 unsigned SchedClass = MI.getDesc().getSchedClass(); local 967 make_range(InstrItins->beginStage(SchedClass), 968 InstrItins->endStage(SchedClass))) { 977 STI->getSchedModel().getSchedClassDesc(SchedClass);
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | ScheduleDAGInstrs.h | 266 if (!SU->SchedClass && SchedModel.hasInstrSchedModel()) 267 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr()); 268 return SU->SchedClass;
|
H A D | TargetSubtargetInfo.h | 135 /// Resolve a SchedClass at runtime, where SchedClass identifies an 137 /// another variant SchedClass, but repeated invocation must quickly terminate 138 /// in a nonvariant SchedClass. 139 virtual unsigned resolveSchedClass(unsigned SchedClass, argument
|
H A D | ScheduleDAG.h | 253 const MCSchedClassDesc *SchedClass = variable 254 nullptr; ///< nullptr or resolved SchedClass.
|
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/MC/ |
H A D | MCInstrDesc.h | 194 unsigned short SchedClass; // enum identifying instr sched class member in class:llvm::MCInstrDesc 619 unsigned getSchedClass() const { return SchedClass; }
|
H A D | MCSchedule.h | 367 getReciprocalThroughput(unsigned SchedClass, const InstrItineraryData &IID);
|
H A D | MCSubtargetInfo.h | 214 resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, argument
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
H A D | HexagonMCInstrInfo.cpp | 402 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); local 403 return ((II[SchedClass].FirstStage + HexagonStages)->getUnits()); 413 int SchedClass = HexagonMCInstrInfo::getDesc(MCII, MCI).getSchedClass(); local 419 for (unsigned Stage = II[SchedClass].FirstStage + 1; 420 Stage < II[SchedClass].LastStage; ++Stage) {
|
/freebsd-11-stable/contrib/llvm-project/llvm/utils/TableGen/ |
H A D | SubtargetEmitter.cpp | 44 // Each processor has a SchedClassDesc table with an entry for each SchedClass. 980 // Generate the SchedClass table for this processor and update global 1003 // A Variant SchedClass has no resources of its own. 1018 // Determine if the SchedClass is actually reachable on this processor. If 1149 // Create an entry for each operand Read in this SchedClass. 1186 // Add the information for this SchedClass to the global tables using basic 1243 // Emit SchedClass tables for all processors and associated global tables. 1295 // Emit a SchedClass table for each processor. 1319 const CodeGenSchedClass &SchedClass = SchedModels.getSchedClass(SCIdx); local 1320 OS << " {DBGFIELD(\"" << SchedClass [all...] |