Searched refs:SYSCTL_RSTCTRL (Results 1 - 10 of 10) sorted by relevance

/freebsd-11-stable/sys/mips/mediatek/
H A Dmtk_sysctl.h45 #define SYSCTL_RSTCTRL 0x34 macro
H A Dmtk_reset.c97 mtk_sysctl_clr_set(SYSCTL_RSTCTRL, 0, mask);
99 mtk_sysctl_clr_set(SYSCTL_RSTCTRL, mask, 0);
H A Dmtk_soc.c442 mtk_sysctl_clr_set(SYSCTL_RSTCTRL, 0, 1);
443 mtk_sysctl_clr_set(SYSCTL_RSTCTRL, 1, 0);
H A Dmtk_pcie.c1184 mtk_sysctl_clr_set(SYSCTL_RSTCTRL, 0, RT3883_PCI_RST);
/freebsd-11-stable/sys/mips/rt305x/
H A Drt305x_ehci.c101 reg = rt305x_sysctl_get(SYSCTL_RSTCTRL);
103 rt305x_sysctl_set(SYSCTL_RSTCTRL, reg);
106 rt305x_sysctl_set(SYSCTL_RSTCTRL, reg);
H A Drt305x_ohci.c101 reg = rt305x_sysctl_get(SYSCTL_RSTCTRL);
103 rt305x_sysctl_set(SYSCTL_RSTCTRL, reg);
106 rt305x_sysctl_set(SYSCTL_RSTCTRL, reg);
H A Drt305x_dotg.c146 tmp = rt305x_sysctl_get(SYSCTL_RSTCTRL);
147 rt305x_sysctl_set(SYSCTL_RSTCTRL, tmp | SYSCTL_RSTCTRL_OTG);
153 // rt305x_sysctl_set(SYSCTL_RSTCTRL, tmp & ~SYSCTL_RSTCTRL_OTG);
H A Drt305x_machdep.c134 rt305x_sysctl_set(SYSCTL_RSTCTRL, 1);
H A Drt305x_pci.c566 rt305x_sysctl_set(SYSCTL_RSTCTRL,
567 rt305x_sysctl_get(SYSCTL_RSTCTRL) & ~(1<<26));
917 rt305x_sysctl_set(SYSCTL_RSTCTRL,
918 rt305x_sysctl_get(SYSCTL_RSTCTRL) | (1<<26));
H A Drt305xreg.h277 #define SYSCTL_RSTCTRL 0x34 macro

Completed in 93 milliseconds