Searched refs:SOR_PLL0_PWR (Results 1 - 2 of 2) sorted by relevance

/freebsd-11-stable/sys/arm/nvidia/drm2/
H A Dtegra_hdmi_reg.h165 #define SOR_PLL0_PWR (1 << 0) macro
H A Dtegra_hdmi.c673 val &= ~SOR_PLL0_PWR;
802 val &= ~SOR_PLL0_PWR;

Completed in 162 milliseconds