Searched refs:Mask2 (Results 1 - 6 of 6) sorted by relevance
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsExpandPseudo.cpp | 106 Register Mask2 = I->getOperand(4).getReg(); local 159 .addReg(Mask2); 414 Register Mask2 = I->getOperand(4).getReg(); local 529 // and StoreVal, OlddVal, Mask2 534 .addReg(OldVal).addReg(Mask2);
|
H A D | MipsISelLowering.cpp | 1667 Register Mask2 = RegInfo.createVirtualRegister(RC); local 1799 BuildMI(BB, DL, TII->get(Mips::NOR), Mask2).addReg(Mips::ZERO).addReg(Mask); 1813 .addReg(Mask2) 1916 Register Mask2 = RegInfo.createVirtualRegister(RC); local 1986 BuildMI(BB, DL, TII->get(Mips::NOR), Mask2).addReg(Mips::ZERO).addReg(Mask); 2005 .addReg(Mask2)
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | GCNRegBankReassign.cpp | 545 unsigned Mask2 = OperandMasks[J].Mask; 547 unsigned Size2 = countPopulation(Mask2); 558 unsigned FreeBanks2 = getFreeBanks(Reg2, SubReg2, Mask2, UsedBanks);
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineSimplifyDemanded.cpp | 642 APInt Mask2 = LowBits | APInt::getSignMask(BitWidth); local 643 if (SimplifyDemandedBits(I, 0, Mask2, LHSKnown, Depth + 1))
|
H A D | InstCombineCompares.cpp | 3046 // ctz(A) == C -> A & Mask1 == Mask2, where Mask2 only has bit C set 3054 APInt Mask2 = IsTrailing local 3058 Cmp.setOperand(1, ConstantInt::get(Ty, Mask2));
|
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 5565 SDValue Mask2 = DAG.getConstant(0x7fffffff, dl, MVT::i32); local 5569 DAG.getNode(ISD::BITCAST, dl, MVT::i32, Tmp0), Mask2); 5578 SDValue Hi = DAG.getNode(ISD::AND, dl, MVT::i32, Tmp0.getValue(1), Mask2); 12348 unsigned Mask2 = N11C->getZExtValue(); local 12350 // Mask and ~Mask2 (or reverse) must be equivalent for the BFI pattern 12353 (Mask == ~Mask2)) { 12360 unsigned amt = countTrailingZeros(Mask2); 12370 (~Mask == Mask2)) { 12374 (Mask2 == 0xffff || Mask2 [all...] |
Completed in 170 milliseconds