Searched refs:HiRHS (Results 1 - 4 of 4) sorted by relevance
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 1373 SDValue LoLHS, HiLHS, LoRHS, HiRHS; local
1376 GetSplitVector(N->getOperand(1), LoRHS, HiRHS);
1379 std::tie(LoRHS, HiRHS) = DAG.SplitVectorOperand(N, 1);
1386 SDNode *HiNode = DAG.getNode(Opcode, dl, HiVTs, HiLHS, HiRHS).getNode();
|
| H A D | TargetLowering.cpp | 7538 SDValue HiRHS;
7547 HiRHS =
7553 HiRHS = DAG.getConstant(0, dl, VT);
7569 SDValue Args[] = { LHS, HiLHS, RHS, HiRHS };
7572 SDValue Args[] = { HiLHS, LHS, HiRHS, RHS };
|
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 2951 SDValue HiRHS = DAG.getNode(ISD::SRA, dl, MVT::i64, RHS, ShiftAmt); local
2952 SDValue Args[] = { HiLHS, LHS, HiRHS, RHS };
|
| /freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 3031 SDValue HiRHS = DAG.getConstant(ValHi, SL, MVT::i32); local
3034 SDValue HiAnd = DAG.getNode(Opc, SL, MVT::i32, Hi, HiRHS);
|
Completed in 198 milliseconds