Searched refs:xge_assert (Results 1 - 17 of 17) sorted by relevance

/freebsd-10.2-release/sys/dev/nxge/include/
H A Dxge-list.h71 xge_assert(header != NULL);
86 xge_assert(header != NULL);
87 xge_assert(header->next != NULL);
88 xge_assert(header->prev != NULL);
105 xge_assert(item != NULL);
106 xge_assert(item->next != NULL);
107 xge_assert(item->prev != NULL);
128 xge_assert(new_item != NULL);
129 xge_assert(prev_item != NULL);
130 xge_assert(prev_ite
[all...]
H A Dxgehal-mm.h110 xge_assert(memblock);
113 xge_assert(offset >= 0 && offset < mempool->memblock_size);
116 xge_assert((*memblock_item_idx) < mempool->items_per_memblock);
139 xge_assert(mempool->memblocks_arr[memblock_idx]);
H A Dxge-debug.h397 * xge_assert
406 #define xge_assert(test) { \ macro
410 #define xge_assert(test) macro
/freebsd-10.2-release/sys/dev/nxge/xgehal/
H A Dxgehal-driver.c132 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, adapter_status) ==
134 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, tx_traffic_int) ==
136 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, dtx_control) ==
138 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, tx_fifo_partition_0) ==
140 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, pcc_enable) ==
142 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, prc_rxd0_n[0]) ==
144 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, rti_command_mem) ==
146 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, mac_cfg) ==
148 xge_assert(xge_offsetof(xge_hal_pci_bar0_t, rmac_addr_cmd_mem) ==
150 xge_assert(xge_offseto
[all...]
H A Dxgehal-channel.c91 xge_assert(rxdp->host_control!=0);
108 xge_assert(post_qid + 1 >= XGE_HAL_MIN_FIFO_NUM &&
113 xge_assert(post_qid + 1 >= XGE_HAL_MIN_RING_NUM &&
118 xge_assert(size);
146 xge_assert(channel->pdev);
160 xge_assert(size);
234 xge_assert(channel->pdev);
309 xge_assert(device);
310 xge_assert(attr);
331 xge_assert((channe
[all...]
H A Dxgehal-fifo-fp.c39 xge_assert(txdp);
43 xge_assert(txdl_priv);
44 xge_assert(txdl_priv->dma_object);
45 xge_assert(txdl_priv->dma_addr);
47 xge_assert(txdl_priv->dma_object->handle == txdl_priv->dma_handle);
144 xge_assert(invalid_frags == 0);
156 xge_assert(frags);
169 xge_assert(frags == 0)
180 xge_assert(((xge_hal_channel_t *)channelh)->reserve_length +
185 xge_assert(
[all...]
H A Dxgehal-ring.c90 xge_assert(from_item);
95 xge_assert(to_item);
137 xge_assert(item);
138 xge_assert(ring);
177 xge_assert(memblock_index <= 0xFFFF);
178 xge_assert(i <= 0xFFFF);
223 xge_assert(status == XGE_HAL_OK);
262 xge_assert(queue->configured);
320 xge_assert(ring->reserved_rxds_arr[0] ==
358 xge_assert(rin
[all...]
H A Dxgehal-ring-fp.c40 xge_assert(rxdp);
43 xge_assert(ring);
62 xge_assert(rxd_priv);
63 xge_assert(rxd_priv->dma_object);
65 xge_assert(rxd_priv->dma_object->handle == rxd_priv->dma_handle);
67 xge_assert(rxd_priv->dma_object->addr + rxd_priv->dma_offset ==
521 xge_assert((char *)prev_dtrh +
711 xge_assert(((xge_hal_ring_rxd_5_t *)
717 xge_assert(rxdp->host_control!=0);
726 xge_assert(*t_cod
[all...]
H A Dxge-queue.c105 xge_assert(queue->tail_ptr >= queue->head_ptr);
106 xge_assert(queue->tail_ptr >= queue->start_ptr &&
108 xge_assert(queue->head_ptr >= queue->start_ptr &&
152 xge_assert(real_size <= XGE_QUEUE_BUF_SIZE);
220 xge_assert(queue->tail_ptr >= queue->head_ptr);
221 xge_assert(queue->tail_ptr >= queue->start_ptr &&
223 xge_assert(queue->head_ptr >= queue->start_ptr &&
353 xge_assert(!xge_list_is_empty(&queue->list_head));
H A Dxgehal-channel-fp.c147 xge_assert(channel->work_arr[channel->post_index] == NULL);
161 xge_assert(channel->work_arr);
162 xge_assert(channel->compl_index < channel->length);
H A Dxgehal-fifo.c47 xge_assert(item);
53 xge_assert(txdl_priv);
118 xge_assert(item);
125 xge_assert(txdl_priv);
294 xge_assert(fifo->channel.reserve_length);
298 xge_assert(max_arr_index);
530 xge_assert(txdp);
H A Dxgehal-stats.c47 xge_assert(!stats->is_initialized);
225 xge_assert(stats->hw_info);
228 xge_assert(hldev);
257 xge_assert(stats->hw_info);
260 xge_assert(hldev);
261 xge_assert(stats->is_initialized);
317 xge_assert(stats->hw_info);
320 xge_assert(hldev);
712 xge_assert(xge_hal_device_check_id(hldev) != XGE_HAL_CARD_TITAN)
777 xge_assert(xge_hal_device_check_i
[all...]
H A Dxgehal-mm.c364 xge_assert(mempool->memblocks_arr[i]);
365 xge_assert(mempool->memblocks_dma_arr + i);
H A Dxgehal-device.c73 xge_assert(((xge_hal_device_t*)data)->magic == XGE_HAL_MAGIC);
545 xge_assert(xge_hal_device_check_id(hldev) == XGE_HAL_CARD_HERC);
1318 xge_assert(default_dtx_cfg);
2059 xge_assert(((spdm_bar_num != 0) && (spdm_bar_num != 1)));
4305 xge_assert(!hldev->stats.is_enabled);
4793 xge_assert(hldev);
4832 xge_assert(hldev);
5206 xge_assert(hldev->regh0);
5207 xge_assert(hldev->regh1);
5208 xge_assert(hlde
[all...]
H A Dxgehal-device-fp.c81 xge_assert(bar0);
94 xge_assert(isrbar0);
112 xge_assert(bar1);
113 xge_assert(fifo);
H A Dxgehal-mgmt.c238 xge_assert(xge_hal_device_check_id(hldev) != XGE_HAL_CARD_TITAN);
277 xge_assert(xge_hal_device_check_id(hldev) != XGE_HAL_CARD_TITAN);
320 xge_assert(xge_hal_device_check_id(hldev) == XGE_HAL_CARD_TITAN);
361 xge_assert(xge_hal_device_check_id(hldev) == XGE_HAL_CARD_TITAN);
H A Dxgehal-mgmtaux.c43 xge_assert(retsize < bufsize); \
1355 xge_assert(hldev->dump_buf != NULL);

Completed in 147 milliseconds