Searched refs:SETOLT (Results 1 - 17 of 17) sorted by relevance
| /freebsd-10.2-release/contrib/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 725 SETOLT, // 0 1 0 0 True if ordered and less than enumerator in enum:llvm::ISD::CondCode
|
| /freebsd-10.2-release/contrib/llvm/lib/CodeGen/ |
| H A D | Analysis.cpp | 156 case FCmpInst::FCMP_OLT: return ISD::SETOLT;
176 case ISD::SETOLT: case ISD::SETULT: return ISD::SETLT;
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 581 case ISD::SETOLT:
604 case ISD::SETOLT:
605 case ISD::SETLT: return 0; // Bit #0 = SETOLT
676 case ISD::SETOLT:
813 case ISD::SETOLT:
|
| /freebsd-10.2-release/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 290 case ISD::SETOLT: return "setolt";
|
| H A D | TargetLowering.cpp | 142 case ISD::SETOLT:
169 // SETONE = SETOLT | SETOGT
1667 return DAG.getSetCC(dl, VT, N0, N1, ISD::SETOLT);
|
| H A D | SelectionDAG.cpp | 311 case ISD::SETOLT: Result = ISD::SETULT ; break; // SETULT & SETNE
1651 case ISD::SETOLT:
1699 case ISD::SETOLT: return getConstant(R==APFloat::cmpLessThan, VT);
|
| H A D | LegalizeDAG.cpp | 1653 case ISD::SETOLT:
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1149 setCondCodeAction(ISD::SETOLT, MVT::f32, Legal);
1150 setCondCodeAction(ISD::SETOLT, MVT::f64, Legal);
1255 setCondCodeAction(ISD::SETOLT, MVT::f64, Expand);
1258 setCondCodeAction(ISD::SETOLT, MVT::f32, Expand);
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/R600/ |
| H A D | AMDILISelLowering.cpp | 120 setOperationAction(ISD::SETOLT, VT, Expand);
|
| H A D | AMDGPUISelLowering.cpp | 464 case ISD::SETOLT:
|
| H A D | R600ISelLowering.cpp | 46 setCondCodeAction(ISD::SETOLT, MVT::f32, Expand);
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1881 case ISD::SETOLT: CondCode = A64CC::MI; break;
2647 case ISD::SETOLT:
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1246 case ISD::SETOLT: CondCode = ARMCC::MI; break;
3294 else if (CC == ISD::SETUGT || CC == ISD::SETOGT || CC == ISD::SETOLT ||
3300 if (CC == ISD::SETOLE || CC == ISD::SETULE || CC == ISD::SETOLT ||
3387 if (CC == ISD::SETOLT || CC == ISD::SETULT)
4189 case ISD::SETOLT:
10033 case ISD::SETOLT:
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 1673 Op->getOperand(2), ISD::SETOLT);
|
| H A D | MipsISelLowering.cpp | 454 case ISD::SETOLT: return Mips::FCOND_OLT;
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1351 case ISD::SETOLT: return SPCC::FCC_L;
|
| /freebsd-10.2-release/contrib/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 3467 case ISD::SETOLT:
3485 case ISD::SETOLT: // flipped
9795 case ISD::SETOLT: SSECC = 1; break;
16653 case ISD::SETOLT:
16745 case ISD::SETOLT:
|
Completed in 343 milliseconds