Searched refs:R300_RB3D_DSTCACHE_CTLSTAT (Results 1 - 8 of 8) sorted by relevance

/freebsd-10.2-release/sys/dev/drm/
H A Dr300_cmdbuf.c147 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
257 ADD_RANGE(R300_RB3D_DSTCACHE_CTLSTAT, 1);
421 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
468 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
841 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
H A Dradeon_drv.h937 #define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c macro
1947 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1957 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
/freebsd-10.2-release/sys/dev/drm2/radeon/
H A Dr300_cmdbuf.c147 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
254 ADD_RANGE(R300_RB3D_DSTCACHE_CTLSTAT, 1);
410 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
454 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
816 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
H A Dr300.c191 radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
257 radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
267 radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
H A Dr420.c228 radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));
H A Dradeon_drv.h859 #define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c macro
1964 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1974 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
H A Dr500_reg.h68 #define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c macro
H A Dradeon_cp.c669 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0));

Completed in 96 milliseconds