Searched refs:Q5 (Results 1 - 9 of 9) sorted by relevance

/freebsd-10.2-release/lib/msun/src/
H A Ds_expm1.c42 * R1(z) ~ 1.0 + Q1*z + Q2*z**2 + Q3*z**3 + Q4*z**4 + Q5*z**5
47 * Q5 = -6.2843505682382617102E-9;
51 * | 1.0+Q1*z+...+Q5*z - R1(z) | <= 2
128 Q5 = -2.01099218183624371326e-07; /* BE8AFDB7 6E09C32D */ variable
186 r1 = one+hxs*(Q1+hxs*(Q2+hxs*(Q3+hxs*(Q4+hxs*Q5))));
/freebsd-10.2-release/lib/msun/bsdsrc/
H A Db_tgamma.c107 #define Q5 5.12449347980666221336054633184e-03 macro
254 q = Q0 +z*(Q1+z*(Q2+z*(Q3+z*(Q4+z*(Q5+z*(Q6+z*(Q7+z*Q8)))))));
/freebsd-10.2-release/contrib/llvm/lib/Target/Sparc/Disassembler/
H A DSparcDisassembler.cpp112 SP::Q5, SP::Q13, ~0U, ~0U,
/freebsd-10.2-release/contrib/llvm/lib/Target/Sparc/AsmParser/
H A DSparcAsmParser.cpp119 Sparc::Q4, Sparc::Q5, Sparc::Q6, Sparc::Q7,
/freebsd-10.2-release/contrib/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCCodeEmitter.cpp429 case ARM::Q4: case ARM::Q5: case ARM::Q6: case ARM::Q7:
/freebsd-10.2-release/contrib/llvm/lib/Target/AArch64/AsmParser/
H A DAArch64AsmParser.cpp1678 .Case("v5", IsVec128 ? AArch64::Q5 : AArch64::D5)
/freebsd-10.2-release/contrib/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp1039 ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7,
1058 ARM::Q3, ARM::D7_D8, ARM::Q4, ARM::D9_D10, ARM::Q5, ARM::D11_D12,
/freebsd-10.2-release/contrib/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1022 AArch64::Q4, AArch64::Q5, AArch64::Q6, AArch64::Q7
/freebsd-10.2-release/contrib/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp3024 case ARM::Q5: return ARM::D10;

Completed in 215 milliseconds