Searched refs:nand (Results 1 - 25 of 50) sorted by relevance

12

/freebsd-10.0-release/sys/modules/nand/
H A DMakefile3 .PATH: ${.CURDIR}/../../dev/nand
5 KMOD = nand
6 SRCS= nand.c nand_bbt.c nand_cdev.c nand_generic.c nand_geom.c \
10 MFILES= kern/bus_if.m kern/device_if.m dev/nand/nfc_if.m \
11 dev/nand/nand_if.m dev/nand/nandbus_if.m
/freebsd-10.0-release/sys/modules/nandsim/
H A DMakefile3 .PATH: ${.CURDIR}/../../dev/nand
9 dev/nand/nfc_if.m dev/nand/nand_if.m
/freebsd-10.0-release/sys/dev/nand/
H A Dnandsim_log.h32 #include <dev/nand/nandsim_chip.h>
H A Dnand_generic.c45 #include <dev/nand/nand.h>
46 #include <dev/nand/nandbus.h>
225 chip->nand = device_get_softc(nfc);
353 send_read_page(device_t nand, uint8_t start_command, uint8_t end_command, argument
356 device_t nandbus = device_get_parent(nand);
361 if (nand_send_address(nand, row, column, -1))
374 generic_read_page(device_t nand, uint32_t page, void *buf, uint32_t len, argument
382 nand_debug(NDBG_GEN,"%p raw read page %x[%x] at %x", nand, page, len, offset);
383 chip = device_get_softc(nand);
409 generic_read_oob(device_t nand, uint32_t page, void* buf, uint32_t len, uint32_t offset) argument
444 send_start_program_page(device_t nand, uint32_t row, uint32_t column) argument
471 generic_program_page(device_t nand, uint32_t page, void *buf, uint32_t len, uint32_t offset) argument
512 generic_program_page_intlv(device_t nand, uint32_t page, void *buf, uint32_t len, uint32_t offset) argument
552 generic_program_oob(device_t nand, uint32_t page, void* buf, uint32_t len, uint32_t offset) argument
590 send_erase_block(device_t nand, uint32_t row, uint8_t second_command) argument
610 generic_erase_block(device_t nand, uint32_t block) argument
646 generic_erase_block_intlv(device_t nand, uint32_t block) argument
723 send_small_read_page(device_t nand, uint8_t start_command, uint32_t row, uint32_t column) argument
742 small_read_page(device_t nand, uint32_t page, void *buf, uint32_t len, uint32_t offset) argument
782 small_read_oob(device_t nand, uint32_t page, void *buf, uint32_t len, uint32_t offset) argument
816 small_program_page(device_t nand, uint32_t page, void* buf, uint32_t len, uint32_t offset) argument
860 small_program_oob(device_t nand, uint32_t page, void* buf, uint32_t len, uint32_t offset) argument
899 nand_send_address(device_t nand, int32_t row, int32_t col, int8_t id) argument
[all...]
H A Dnand_id.c33 #include <dev/nand/nand.h>
H A Dnandsim_chip.h34 #include <dev/nand/nand.h>
35 #include <dev/nand/nandsim.h>
36 #include <dev/nand/nandsim_swap.h>
H A Dnand.h43 #include <dev/nand/nand_dev.h>
142 /* nand debug levels */
284 struct nand_softc *nand; member in struct:nand_chip
322 int nand_read_parameter(struct nand_softc *nand, struct onfi_params *param);
323 int nand_synch_reset(struct nand_softc *nand);
343 int nand_write_ecc(struct nand_softc *nand, uint32_t page, uint8_t *data);
344 int nand_read_ecc(struct nand_softc *nand, uint32_t page, uint8_t *data);
351 void nand_init(struct nand_softc *nand, device_t dev, int ecc_mode,
353 void nand_detach(struct nand_softc *nand);
H A Dnand.c42 #include <dev/nand/nand.h>
43 #include <dev/nand/nandbus.h>
44 #include <dev/nand/nand_ecc_pos.h>
75 TUNABLE_INT_FETCH("debug.nand", &nand_debug_flag);
99 nand_init(struct nand_softc *nand, device_t dev, int ecc_mode, argument
103 nand->ecc.eccmode = ecc_mode;
104 nand->chip_cdev_name = cdev_name;
107 nand->ecc.eccbytes = SOFTECC_BYTES;
108 nand
[all...]
H A Dnandsim_ctrl.c44 #include <dev/nand/nand.h>
45 #include <dev/nand/nandbus.h>
46 #include <dev/nand/nandsim.h>
47 #include <dev/nand/nandsim_log.h>
48 #include <dev/nand/nandsim_chip.h>
H A Dnfc_mv.c53 #include <dev/nand/nand.h>
54 #include <dev/nand/nandbus.h>
95 "nand",
H A Dnandsim.c41 #include <dev/nand/nand.h>
42 #include <dev/nand/nandsim.h>
43 #include <dev/nand/nandsim_chip.h>
44 #include <dev/nand/nandsim_log.h>
45 #include <dev/nand/nandsim_swap.h>
666 MODULE_DEPEND(nandsim, nand, 1, 1, 1);
H A Dnand_cdev.c38 #include <dev/nand/nand.h>
39 #include <dev/nand/nandbus.h>
40 #include <dev/nand/nand_dev.h>
53 .d_name = "nand",
95 name = "nand";
H A Dnand_geom.c40 #include <dev/nand/nand.h>
41 #include <dev/nand/nandbus.h>
42 #include <dev/nand/nand_dev.h>
396 "nand: Man:0x%02x Dev:0x%02x", chip->id.man_id, chip->id.dev_id);
430 taskqueue_start_threads(&chip->tq, 1, PI_DISK, "nand taskq");
H A Dnandbus.c42 #include <dev/nand/nand.h>
43 #include <dev/nand/nandbus.h>
118 DRIVER_MODULE(nandbus, nand, nandbus_driver, nandbus_devclass, 0, 0);
180 /* Check each possible CS for existing nand devices */
/freebsd-10.0-release/sys/arm/conf/
H A DSHEEVAPLUG77 device nand
H A DDB-78XXX87 device nand
H A DDB-88F6XXX90 device nand
/freebsd-10.0-release/usr.sbin/nandtool/
H A Dnand_info.c36 #include <dev/nand/nand_dev.h>
H A Dnand_readoob.c37 #include <dev/nand/nand_dev.h>
H A Dnand_writeoob.c36 #include <dev/nand/nand_dev.h>
H A Dnand_erase.c36 #include <dev/nand/nand_dev.h>
H A Dnand_read.c36 #include <dev/nand/nand_dev.h>
H A Dnand_write.c36 #include <dev/nand/nand_dev.h>
/freebsd-10.0-release/include/
H A DMakefile155 .for i in ${LDIRS} ${LSUBDIRS:Ndev/agp:Ndev/acpica:Ndev/bktr:Ndev/nand:Ndev/pci} ${LSUBSUBDIRS}
170 cd ${.CURDIR}/../sys/dev/nand; \
172 ${DESTDIR}${INCLUDEDIR}/dev/nand; \
174 ${DESTDIR}${INCLUDEDIR}/dev/nand
232 .for i in ${LSUBDIRS:Ndev/agp:Ndev/acpica:Ndev/bktr:Ndev/nand:Ndev/pci}
254 cd ${.CURDIR}/../sys/dev/nand; \
256 ln -fs ../../../../sys/dev/nand/$$h \
257 ${DESTDIR}${INCLUDEDIR}/dev/nand; \
/freebsd-10.0-release/sys/contrib/octeon-sdk/
H A Dcvmx-ciu-defs.h3536 uint64_t nand : 1; /**< EMMC Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en1::cvmx_ciu_intx_en1_s
3546 uint64_t nand : 1;
3616 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_intx_en1::cvmx_ciu_intx_en1_cn52xx
3628 uint64_t nand : 1;
3692 uint64_t nand : 1; /**< EMMC Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en1::cvmx_ciu_intx_en1_cn61xx
3700 uint64_t nand : 1;
3763 uint64_t nand : 1; /**< NAND Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en1::cvmx_ciu_intx_en1_cn63xx
3771 uint64_t nand : 1;
3839 uint64_t nand : 1; /**< NAND Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en1::cvmx_ciu_intx_en1_cn66xx
3847 uint64_t nand
3912 uint64_t nand : 1; /**< EMMC Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en1::cvmx_ciu_intx_en1_cnf71xx
3997 uint64_t nand : 1; /**< Write 1 to clear EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1c::cvmx_ciu_intx_en1_w1c_s
4050 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_intx_en1_w1c::cvmx_ciu_intx_en1_w1c_cn52xx
4115 uint64_t nand : 1; /**< Write 1 to clear EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1c::cvmx_ciu_intx_en1_w1c_cn61xx
4188 uint64_t nand : 1; /**< Write 1 to clear NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1c::cvmx_ciu_intx_en1_w1c_cn63xx
4266 uint64_t nand : 1; /**< Write 1 to clear NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1c::cvmx_ciu_intx_en1_w1c_cn66xx
4341 uint64_t nand : 1; /**< Write 1 to clear EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1c::cvmx_ciu_intx_en1_w1c_cnf71xx
4427 uint64_t nand : 1; /**< Write 1 to set EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1s::cvmx_ciu_intx_en1_w1s_s
4480 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_intx_en1_w1s::cvmx_ciu_intx_en1_w1s_cn52xx
4545 uint64_t nand : 1; /**< Write 1 to set EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1s::cvmx_ciu_intx_en1_w1s_cn61xx
4618 uint64_t nand : 1; /**< Write 1 to set NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1s::cvmx_ciu_intx_en1_w1s_cn63xx
4696 uint64_t nand : 1; /**< Write 1 to set NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1s::cvmx_ciu_intx_en1_w1s_cn66xx
4771 uint64_t nand : 1; /**< Write 1 to set EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en1_w1s::cvmx_ciu_intx_en1_w1s_cnf71xx
5964 uint64_t nand : 1; /**< EMMC Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en4_1::cvmx_ciu_intx_en4_1_s
6024 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_intx_en4_1::cvmx_ciu_intx_en4_1_cn52xx
6108 uint64_t nand : 1; /**< EMMC Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en4_1::cvmx_ciu_intx_en4_1_cn61xx
6179 uint64_t nand : 1; /**< NAND Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en4_1::cvmx_ciu_intx_en4_1_cn63xx
6255 uint64_t nand : 1; /**< NAND Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en4_1::cvmx_ciu_intx_en4_1_cn66xx
6328 uint64_t nand : 1; /**< EMMC Flash Controller interrupt enable */ member in struct:cvmx_ciu_intx_en4_1::cvmx_ciu_intx_en4_1_cnf71xx
6413 uint64_t nand : 1; /**< Write 1 to clear EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1c::cvmx_ciu_intx_en4_1_w1c_s
6466 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_intx_en4_1_w1c::cvmx_ciu_intx_en4_1_w1c_cn52xx
6531 uint64_t nand : 1; /**< Write 1 to clear EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1c::cvmx_ciu_intx_en4_1_w1c_cn61xx
6604 uint64_t nand : 1; /**< Write 1 to clear NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1c::cvmx_ciu_intx_en4_1_w1c_cn63xx
6682 uint64_t nand : 1; /**< Write 1 to clear NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1c::cvmx_ciu_intx_en4_1_w1c_cn66xx
6757 uint64_t nand : 1; /**< Write 1 to clear EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1c::cvmx_ciu_intx_en4_1_w1c_cnf71xx
6843 uint64_t nand : 1; /**< Write 1 to set EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1s::cvmx_ciu_intx_en4_1_w1s_s
6896 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_intx_en4_1_w1s::cvmx_ciu_intx_en4_1_w1s_cn52xx
6961 uint64_t nand : 1; /**< Write 1 to set EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1s::cvmx_ciu_intx_en4_1_w1s_cn61xx
7034 uint64_t nand : 1; /**< Write 1 to set NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1s::cvmx_ciu_intx_en4_1_w1s_cn63xx
7112 uint64_t nand : 1; /**< Write 1 to set NAND Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1s::cvmx_ciu_intx_en4_1_w1s_cn66xx
7187 uint64_t nand : 1; /**< Write 1 to set EMMC Flash Controller interrupt member in struct:cvmx_ciu_intx_en4_1_w1s::cvmx_ciu_intx_en4_1_w1s_cnf71xx
9174 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_int_sum1::cvmx_ciu_int_sum1_s
9254 uint64_t nand : 1; /**< NAND Flash Controller */ member in struct:cvmx_ciu_int_sum1::cvmx_ciu_int_sum1_cn52xx
9354 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_int_sum1::cvmx_ciu_int_sum1_cn61xx
9452 uint64_t nand : 1; /**< NAND Flash Controller interrupt member in struct:cvmx_ciu_int_sum1::cvmx_ciu_int_sum1_cn63xx
9560 uint64_t nand : 1; /**< NAND Flash Controller interrupt member in struct:cvmx_ciu_int_sum1::cvmx_ciu_int_sum1_cn66xx
9654 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_int_sum1::cvmx_ciu_int_sum1_cnf71xx
11066 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_iox_int::cvmx_ciu_sum1_iox_int_s
11172 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_iox_int::cvmx_ciu_sum1_iox_int_cn61xx
11279 uint64_t nand : 1; /**< NAND Flash Controller interrupt member in struct:cvmx_ciu_sum1_iox_int::cvmx_ciu_sum1_iox_int_cn66xx
11376 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_iox_int::cvmx_ciu_sum1_iox_int_cnf71xx
11496 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip2::cvmx_ciu_sum1_ppx_ip2_s
11602 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip2::cvmx_ciu_sum1_ppx_ip2_cn61xx
11709 uint64_t nand : 1; /**< NAND Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip2::cvmx_ciu_sum1_ppx_ip2_cn66xx
11806 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip2::cvmx_ciu_sum1_ppx_ip2_cnf71xx
11926 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip3::cvmx_ciu_sum1_ppx_ip3_s
12032 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip3::cvmx_ciu_sum1_ppx_ip3_cn61xx
12139 uint64_t nand : 1; /**< NAND Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip3::cvmx_ciu_sum1_ppx_ip3_cn66xx
12236 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip3::cvmx_ciu_sum1_ppx_ip3_cnf71xx
12356 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip4::cvmx_ciu_sum1_ppx_ip4_s
12462 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip4::cvmx_ciu_sum1_ppx_ip4_cn61xx
12569 uint64_t nand : 1; /**< NAND Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip4::cvmx_ciu_sum1_ppx_ip4_cn66xx
12666 uint64_t nand : 1; /**< EMMC Flash Controller interrupt member in struct:cvmx_ciu_sum1_ppx_ip4::cvmx_ciu_sum1_ppx_ip4_cnf71xx
[all...]

Completed in 215 milliseconds

12