Searched refs:base (Results 1 - 25 of 1612) sorted by relevance

1234567891011>>

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/ap/gpl/timemachine/gettext-0.17/gettext-tools/gnulib-lib/
H A Dstyled_ostream.priv.h9 struct ostream_representation base; member in struct:styled_ostream_representation
H A Dprogname.c40 const char *base; local
43 base = (slash != NULL ? slash + 1 : argv0);
44 if (base - argv0 >= 7 && memcmp (base - 7, "/.libs/", 7) == 0)
45 argv0 = base;
46 if (strncmp (base, "lt-", 3) == 0)
47 argv0 = base + 3;
H A Dfile_ostream.priv.h9 struct ostream_representation base; member in struct:file_ostream_representation
H A Dfd_ostream.priv.h9 struct ostream_representation base; member in struct:fd_ostream_representation
H A Dhtml_styled_ostream.priv.h9 struct styled_ostream_representation base; member in struct:html_styled_ostream_representation
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/ap/gpl/timemachine/gettext-0.17/gettext-runtime/gnulib-lib/
H A Dprogname.c40 const char *base; local
43 base = (slash != NULL ? slash + 1 : argv0);
44 if (base - argv0 >= 7 && memcmp (base - 7, "/.libs/", 7) == 0)
45 argv0 = base;
46 if (strncmp (base, "lt-", 3) == 0)
47 argv0 = base + 3;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/ap/gpl/timemachine/gettext-0.17/gettext-tools/libgettextpo/
H A Dprogname.c40 const char *base; local
43 base = (slash != NULL ? slash + 1 : argv0);
44 if (base - argv0 >= 7 && memcmp (base - 7, "/.libs/", 7) == 0)
45 argv0 = base;
46 if (strncmp (base, "lt-", 3) == 0)
47 argv0 = base + 3;
H A Dfile_ostream.priv.h9 struct ostream_representation base; member in struct:file_ostream_representation
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/ap/gpl/timemachine/libiconv-1.11/srclib/
H A Dprogname.c44 const char *base; local
47 base = (slash != NULL ? slash + 1 : argv0);
48 if (base - argv0 >= 7 && memcmp (base - 7, "/.libs/", 7) == 0)
49 argv0 = base;
50 if (strncmp (base, "lt-", 3) == 0)
51 argv0 = base + 3;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/scsi/
H A Dnsp32_io.h12 static inline void nsp32_write1(unsigned int base, argument
16 outb(val, (base + index));
19 static inline unsigned char nsp32_read1(unsigned int base, argument
22 return inb(base + index);
25 static inline void nsp32_write2(unsigned int base, argument
29 outw(val, (base + index));
32 static inline unsigned short nsp32_read2(unsigned int base, argument
35 return inw(base + index);
38 static inline void nsp32_write4(unsigned int base, argument
42 outl(val, (base
45 nsp32_read4(unsigned int base, unsigned int index) argument
53 nsp32_mmio_write1(unsigned long base, unsigned int index, unsigned char val) argument
64 nsp32_mmio_read1(unsigned long base, unsigned int index) argument
74 nsp32_mmio_write2(unsigned long base, unsigned int index, unsigned short val) argument
85 nsp32_mmio_read2(unsigned long base, unsigned int index) argument
95 nsp32_mmio_write4(unsigned long base, unsigned int index, unsigned long val) argument
106 nsp32_mmio_read4(unsigned long base, unsigned int index) argument
118 nsp32_index_read1(unsigned int base, unsigned int reg) argument
125 nsp32_index_write1(unsigned int base, unsigned int reg, unsigned char val) argument
133 nsp32_index_read2(unsigned int base, unsigned int reg) argument
140 nsp32_index_write2(unsigned int base, unsigned int reg, unsigned short val) argument
148 nsp32_index_read4(unsigned int base, unsigned int reg) argument
160 nsp32_index_write4(unsigned int base, unsigned int reg, unsigned long val) argument
176 nsp32_mmio_index_read1(unsigned long base, unsigned int reg) argument
188 nsp32_mmio_index_write1(unsigned long base, unsigned int reg, unsigned char val) argument
201 nsp32_mmio_index_read2(unsigned long base, unsigned int reg) argument
213 nsp32_mmio_index_write2(unsigned long base, unsigned int reg, unsigned short val) argument
228 nsp32_multi_read4(unsigned int base, unsigned int reg, void *buf, unsigned long count) argument
236 nsp32_fifo_read(unsigned int base, void *buf, unsigned long count) argument
243 nsp32_multi_write4(unsigned int base, unsigned int reg, void *buf, unsigned long count) argument
251 nsp32_fifo_write(unsigned int base, void *buf, unsigned long count) argument
[all...]
H A Daha1740.h18 #define HID0(base) (base + 0x0)
19 #define HID1(base) (base + 0x1)
20 #define HID2(base) (base + 0x2)
21 #define HID3(base) (base + 0x3)
22 #define EBCNTRL(base) (base
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/usb/host/
H A Dpci-quirks.h4 void uhci_reset_hc(struct pci_dev *pdev, unsigned long base);
5 int uhci_check_and_reset_hc(struct pci_dev *pdev, unsigned long base);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm/mach-pnx8550/
H A Duart.h17 #define ip3106_lcr(base,port) *(volatile u32 *)(base+(port*0x1000) + 0x000)
18 #define ip3106_mcr(base, port) *(volatile u32 *)(base+(port*0x1000) + 0x004)
19 #define ip3106_baud(base, port) *(volatile u32 *)(base+(port*0x1000) + 0x008)
20 #define ip3106_cfg(base, port) *(volatile u32 *)(base+(port*0x1000) + 0x00C)
21 #define ip3106_fifo(base, port) *(volatile u32 *)(base
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-mips/mach-pnx8550/
H A Duart.h17 #define ip3106_lcr(base,port) *(volatile u32 *)(base+(port*0x1000) + 0x000)
18 #define ip3106_mcr(base, port) *(volatile u32 *)(base+(port*0x1000) + 0x004)
19 #define ip3106_baud(base, port) *(volatile u32 *)(base+(port*0x1000) + 0x008)
20 #define ip3106_cfg(base, port) *(volatile u32 *)(base+(port*0x1000) + 0x00C)
21 #define ip3106_fifo(base, port) *(volatile u32 *)(base
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-alpha/
H A Dide.h19 static inline int ide_default_irq(unsigned long base) argument
21 switch (base) {
44 #define ide_default_io_ctl(base) ((base) + 0x206) /* obsolete */
47 #define ide_init_default_irq(base) (0)
49 #define ide_init_default_irq(base) ide_default_irq(base)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-arm/arch-ixp2000/
H A Dentry-macro.S15 .macro get_irqnr_preamble, base, tmp
21 .macro get_irqnr_and_base, irqnr, irqstat, base, tmp
24 mov \base, #0xfe000000
25 orr \base, \base, #0x00e00000
26 orr \base, \base, #0x08
27 ldr \irqstat, [\base] @ get interrupts
33 mov \base, #31
34 subs \irqnr, \base, \irqn
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-arm/arch-ns9xxx/
H A Duncompress.h16 volatile u8 *base = (volatile u8 *)0x40000000; local
20 if (base[5] & 0x20) {
21 base[0] = c;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/
H A Dide.h24 #define ide_default_io_ctl(base) ((base) + 0x206) /* obsolete */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/ppc/amiga/
H A Dcia.c41 #define CIA_SET_BASE_ADJUST_IRQ(base, irq) \
44 base = &ciab_base; \
47 base = &ciaa_base; \
56 static unsigned char cia_set_irq_private(struct ciabase *base, argument
61 old = (base->icr_data |= base->cia->icr);
63 base->icr_data |= mask;
65 base->icr_data &= ~mask;
66 if (base->icr_data & base
73 struct ciabase *base; local
89 struct ciabase *base; local
100 cia_able_irq_private(struct ciabase *base, unsigned char mask) argument
121 struct ciabase *base; local
137 struct ciabase *base = (struct ciabase *)dev_id; local
159 cia_init_IRQ(struct ciabase *base) argument
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/arm/common/
H A Dvic.c30 void __iomem *base = get_irq_chip_data(irq); local
32 writel(1 << irq, base + VIC_INT_ENABLE_CLEAR);
37 void __iomem *base = get_irq_chip_data(irq); local
39 writel(1 << irq, base + VIC_INT_ENABLE);
51 * @base: iomem base address
55 void __init vic_init(void __iomem *base, unsigned int irq_start, argument
62 writel(0, base + VIC_INT_SELECT);
63 writel(0, base + VIC_INT_ENABLE);
64 writel(~0, base
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/fs/dlm/
H A Dmidcomms.h17 int dlm_process_incoming_buffer(int nodeid, const void *base, unsigned offset,
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/pci/
H A Dmsi.h15 #define msi_control_reg(base) (base + PCI_MSI_FLAGS)
16 #define msi_lower_address_reg(base) (base + PCI_MSI_ADDRESS_LO)
17 #define msi_upper_address_reg(base) (base + PCI_MSI_ADDRESS_HI)
18 #define msi_data_reg(base, is64bit) \
19 ( (is64bit == 1) ? base+PCI_MSI_DATA_64 : base+PCI_MSI_DATA_32 )
20 #define msi_mask_bits_reg(base, is64bi
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-sh/
H A Dide.h18 #define ide_default_io_ctl(base) (0)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-i386/
H A Dide.h27 static __inline__ int ide_default_irq(unsigned long base) argument
29 switch (base) {
68 #define ide_default_io_ctl(base) ((base) + 0x206) /* obsolete */
71 #define ide_init_default_irq(base) (0)
73 #define ide_init_default_irq(base) ide_default_irq(base)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-ia64/
H A Dide.h21 static inline int ide_default_irq(unsigned long base) argument
23 switch (base) {
50 #define ide_default_io_ctl(base) ((base) + 0x206) /* obsolete */
53 #define ide_init_default_irq(base) (0)
55 #define ide_init_default_irq(base) ide_default_irq(base)

Completed in 212 milliseconds

1234567891011>>