Searched refs:Src (Results 1 - 25 of 147) sorted by relevance

123456

/freebsd-10.0-release/contrib/llvm/lib/CodeGen/
H A DMachineBranchProbabilityInfo.cpp64 getEdgeWeight(const MachineBasicBlock *Src, argument
66 uint32_t Weight = Src->getSuccWeight(Dst);
73 getEdgeWeight(const MachineBasicBlock *Src, argument
77 return getEdgeWeight(Src, std::find(Src->succ_begin(), Src->succ_end(), Dst));
80 bool MachineBranchProbabilityInfo::isEdgeHot(MachineBasicBlock *Src, argument
84 return getEdgeProbability(Src, Dst) > BranchProbability(4, 5);
107 MachineBranchProbabilityInfo::getEdgeProbability(MachineBasicBlock *Src, argument
110 uint32_t D = getSumForBlock(Src, Scal
117 printEdgeProbability(raw_ostream &OS, MachineBasicBlock *Src, MachineBasicBlock *Dst) const argument
[all...]
H A DMachineCopyPropagation.cpp113 static bool isNopCopy(MachineInstr *CopyMI, unsigned Def, unsigned Src, argument
123 return SubIdx == TRI->getSubRegIndex(SrcDef, Src);
143 SourceMap SrcMap; // Src -> Def map
152 unsigned Src = MI->getOperand(1).getReg(); local
155 TargetRegisterInfo::isVirtualRegister(Src))
159 DenseMap<unsigned, MachineInstr*>::iterator CI = AvailCopyMap.find(Src);
163 (!MRI->isReserved(Src) || NoInterveningSideEffect(CopyMI, MI)) &&
164 isNopCopy(CopyMI, Def, Src, TRI)) {
191 // If Src is defined by a previous copy, it cannot be eliminated.
192 for (MCRegAliasIterator AI(Src, TR
[all...]
/freebsd-10.0-release/contrib/llvm/include/llvm/CodeGen/
H A DMachineBranchProbabilityInfo.h49 uint32_t getEdgeWeight(const MachineBasicBlock *Src,
52 // Same thing, but using a const_succ_iterator from Src. This is faster when
54 uint32_t getEdgeWeight(const MachineBasicBlock *Src,
63 bool isEdgeHot(MachineBasicBlock *Src, MachineBasicBlock *Dst) const;
73 // Src. Querying sequentially for each successor's probability is a quadratic
75 BranchProbability getEdgeProbability(MachineBasicBlock *Src,
81 raw_ostream &printEdgeProbability(raw_ostream &OS, MachineBasicBlock *Src,
/freebsd-10.0-release/contrib/llvm/include/llvm/Analysis/
H A DBranchProbabilityInfo.h36 /// identify an edge, since we can have multiple edges from Src to Dst.
51 /// \brief Get an edge's probability, relative to other out-edges of the Src.
55 /// leaving the 'Src' block. The returned probability is never zero, and can
57 BranchProbability getEdgeProbability(const BasicBlock *Src,
60 /// \brief Get the probability of going from Src to Dst.
62 /// It returns the sum of all probabilities for edges from Src to Dst.
63 BranchProbability getEdgeProbability(const BasicBlock *Src,
66 /// \brief Test if an edge is hot relative to other out-edges of the Src.
70 bool isEdgeHot(const BasicBlock *Src, const BasicBlock *Dst) const;
83 raw_ostream &printEdgeProbability(raw_ostream &OS, const BasicBlock *Src,
[all...]
H A DDependenceAnalysis.h68 Src(Source), Dst(Destination) {}
95 Instruction *getSrc() const { return Src; }
171 Instruction *Src, *Dst; member in class:llvm::Dependence
186 FullDependence(Instruction *Src,
250 /// depends - Tests for a dependence between the Src and Dst instructions.
254 /// if it appears that control flow can reach from Src to Dst
256 Dependence *depends(Instruction *Src,
312 const SCEV *Src; member in struct:llvm::DependenceAnalysis::Subscript
425 /// establishNestingLevels - Examines the loop nesting of the Src and Dst
442 /// ... - loops containing Src bu
[all...]
/freebsd-10.0-release/contrib/llvm/include/llvm/
H A DLinker.h37 /// \brief Link \p Src into the composite. The source is destroyed if
42 bool linkInModule(Module *Src, unsigned Mode, std::string *ErrorMsg);
43 bool linkInModule(Module *Src, std::string *ErrorMsg) { argument
44 return linkInModule(Src, Linker::DestroySource, ErrorMsg);
47 static bool LinkModules(Module *Dest, Module *Src, unsigned Mode,
/freebsd-10.0-release/contrib/llvm/include/llvm/Target/
H A DCostTable.h45 TypeTy Src; member in struct:llvm::TypeConversionCostTblEntry
52 unsigned len, int ISD, TypeTy Dst, TypeTy Src) {
54 if (Tbl[i].ISD == ISD && Tbl[i].Src == Src && Tbl[i].Dst == Dst)
51 ConvertCostTableLookup(const TypeConversionCostTblEntry<TypeTy> *Tbl, unsigned len, int ISD, TypeTy Dst, TypeTy Src) argument
/freebsd-10.0-release/contrib/llvm/include/llvm-c/
H A DLinker.h35 LLVMBool LLVMLinkModules(LLVMModuleRef Dest, LLVMModuleRef Src,
/freebsd-10.0-release/contrib/llvm/lib/Target/Hexagon/
H A DHexagonPeephole.cpp103 void ChangeOpInto(MachineOperand &Dst, MachineOperand &Src);
140 MachineOperand &Src = MI->getOperand(1); local
142 unsigned SrcReg = Src.getReg();
191 MachineOperand &Src = MI->getOperand(1); local
193 unsigned SrcReg = Src.getReg();
209 MachineOperand &Src = MI->getOperand(1); local
212 if (Src.getSubReg() != Hexagon::subreg_loreg)
216 unsigned SrcReg = Src.getReg();
313 void HexagonPeephole::ChangeOpInto(MachineOperand &Dst, MachineOperand &Src) { argument
314 assert (&Dst != &Src
[all...]
H A DHexagonSelectionDAGInfo.h31 SDValue Dst, SDValue Src,
H A DHexagonSelectionDAGInfo.cpp31 SDValue Dst, SDValue Src, SDValue Size, unsigned Align,
30 EmitTargetCodeForMemcpy(SelectionDAG &DAG, DebugLoc dl, SDValue Chain, SDValue Dst, SDValue Src, SDValue Size, unsigned Align, bool isVolatile, bool AlwaysInline, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const argument
/freebsd-10.0-release/gnu/usr.bin/grep/
H A Dxalloc.h80 # define CCLONE(Src, Num) \
81 (memcpy (xmalloc (sizeof (*Src) * (Num)), (Src), sizeof (*Src) * (Num)))
84 # define CLONE(Src) CCLONE (Src, 1)
/freebsd-10.0-release/contrib/llvm/lib/Target/R600/
H A DR600Packetizer.cpp135 unsigned Src = MI->getOperand(OperandIdx).getReg(); local
136 const DenseMap<unsigned, unsigned>::const_iterator It = PVs.find(Src);
265 unsigned Src = MI->getOperand(OperandIdx).getReg(); local
266 if (PV.find(Src) != PV.end()) {
270 unsigned Reg = TRI.getEncodingValue(Src) & 0xff;
275 unsigned Chan = TRI.getHWRegChan(Src);
282 Swizzle(std::vector<std::pair<int, unsigned> > Src, argument
288 std::swap(Src[1], Src[2]);
291 std::swap(Src[
318 const std::pair<int, unsigned> &Src = Srcs[j]; local
[all...]
/freebsd-10.0-release/contrib/llvm/lib/CodeGen/AsmPrinter/
H A DAsmPrinterDwarf.cpp177 const MachineLocation &Src = Move.getSource(); local
181 if (Src.getReg() == MachineLocation::VirtualFP) {
182 OutStreamer.EmitCFIDefCfaOffset(-Src.getOffset());
185 OutStreamer.EmitCFIDefCfa(RI->getDwarfRegNum(Src.getReg(), true),
186 Src.getOffset());
188 } else if (Src.isReg() && Src.getReg() == MachineLocation::VirtualFP) {
193 OutStreamer.EmitCFIOffset(RI->getDwarfRegNum(Src.getReg(), true),
/freebsd-10.0-release/contrib/llvm/lib/Target/X86/
H A DX86SelectionDAGInfo.h39 SDValue Dst, SDValue Src,
47 SDValue Dst, SDValue Src,
/freebsd-10.0-release/contrib/llvm/tools/clang/include/clang/Analysis/Analyses/
H A DCFGReachabilityAnalysis.h40 /// Returns true if the block 'Dst' can be reached from block 'Src'.
41 bool isReachable(const CFGBlock *Src, const CFGBlock *Dst);
/freebsd-10.0-release/contrib/llvm/lib/Analysis/
H A DBranchProbabilityInfo.cpp455 isEdgeHot(const BasicBlock *Src, const BasicBlock *Dst) const { argument
458 return getEdgeProbability(Src, Dst) > BranchProbability(4, 5);
491 getEdgeWeight(const BasicBlock *Src, unsigned IndexInSuccessors) const { argument
493 Weights.find(std::make_pair(Src, IndexInSuccessors));
502 /// of all raw edge weights from Src to Dst.
504 getEdgeWeight(const BasicBlock *Src, const BasicBlock *Dst) const { argument
507 for (succ_const_iterator I = succ_begin(Src), E = succ_end(Src); I != E; ++I)
509 MapI = Weights.find(std::make_pair(Src, I.getSuccessorIndex()));
519 setEdgeWeight(const BasicBlock *Src, unsigne argument
529 getEdgeProbability(const BasicBlock *Src, unsigned IndexInSuccessors) const argument
539 getEdgeProbability(const BasicBlock *Src, const BasicBlock *Dst) const argument
548 printEdgeProbability(raw_ostream &OS, const BasicBlock *Src, const BasicBlock *Dst) const argument
[all...]
H A DDependenceAnalysis.cpp190 return Src->mayReadFromMemory() && Dst->mayReadFromMemory();
196 return Src->mayWriteToMemory() && Dst->mayWriteToMemory();
202 return Src->mayWriteToMemory() && Dst->mayReadFromMemory();
208 return Src->mayReadFromMemory() && Dst->mayWriteToMemory();
660 // Examines the loop nesting of the Src and Dst
677 // ... - loops containing Src but not Dst
678 // SrcLevels - innermost loop containing Src but not Dst
679 // ... - loops containing Dst but not Src
680 // MaxLevels - innermost loops containing Dst but not Src
699 // to A (the Src) an
710 establishNestingLevels(const Instruction *Src, const Instruction *Dst) argument
786 const SCEV *Src = Pair->Src; local
802 checkSrcSubscript(const SCEV *Src, const Loop *LoopNest, SmallBitVector &Loops) argument
839 classifyPair(const SCEV *Src, const Loop *SrcLoopNest, const SCEV *Dst, const Loop *DstLoopNest, SmallBitVector &Loops) argument
955 testZIV(const SCEV *Src, const SCEV *Dst, FullDependence &Result) const argument
2034 testSIV(const SCEV *Src, const SCEV *Dst, unsigned &Level, FullDependence &Result, Constraint &NewConstraint, const SCEV *&SplitIter) const argument
2105 testRDIV(const SCEV *Src, const SCEV *Dst, FullDependence &Result) const argument
2172 testMIV(const SCEV *Src, const SCEV *Dst, const SmallBitVector &Loops, FullDependence &Result) const argument
2214 gcdMIVtest(const SCEV *Src, const SCEV *Dst, FullDependence &Result) const argument
2428 banerjeeMIVtest(const SCEV *Src, const SCEV *Dst, const SmallBitVector &Loops, FullDependence &Result) const argument
2972 propagate(const SCEV *&Src, const SCEV *&Dst, SmallBitVector &Loops, SmallVector<Constraint, 4> &Constraints, bool &Consistent) argument
2997 propagateDistance(const SCEV *&Src, const SCEV *&Dst, Constraint &CurConstraint, bool &Consistent) argument
3024 propagateLine(const SCEV *&Src, const SCEV *&Dst, Constraint &CurConstraint, bool &Consistent) argument
3099 propagatePoint(const SCEV *&Src, const SCEV *&Dst, Constraint &CurConstraint) argument
3197 depends(Instruction *Src, Instruction *Dst, bool PossiblyLoopIndependent) argument
3648 Instruction *Src = Dep->getSrc(); local
[all...]
/freebsd-10.0-release/contrib/llvm/lib/IR/
H A DIRBuilder.cpp82 CreateMemCpy(Value *Dst, Value *Src, Value *Size, unsigned Align, argument
85 Src = getCastedInt8PtrValue(Src);
87 Value *Ops[] = { Dst, Src, Size, getInt32(Align), getInt1(isVolatile) };
88 Type *Tys[] = { Dst->getType(), Src->getType(), Size->getType() };
106 CreateMemMove(Value *Dst, Value *Src, Value *Size, unsigned Align, argument
109 Src = getCastedInt8PtrValue(Src);
111 Value *Ops[] = { Dst, Src, Size, getInt32(Align), getInt1(isVolatile) };
112 Type *Tys[] = { Dst->getType(), Src
[all...]
H A DGlobals.cpp50 /// create a GlobalValue) from the GlobalValue Src to this one.
51 void GlobalValue::copyAttributesFrom(const GlobalValue *Src) { argument
52 setAlignment(Src->getAlignment());
53 setSection(Src->getSection());
54 setVisibility(Src->getVisibility());
55 setUnnamedAddr(Src->hasUnnamedAddr());
182 /// create a GlobalVariable) from the GlobalVariable Src to this one.
183 void GlobalVariable::copyAttributesFrom(const GlobalValue *Src) { argument
184 assert(isa<GlobalVariable>(Src) && "Expected a GlobalVariable!");
185 GlobalValue::copyAttributesFrom(Src);
[all...]
/freebsd-10.0-release/contrib/llvm/lib/Target/ARM/
H A DARMSelectionDAGInfo.cpp31 SDValue Dst, SDValue Src,
67 DAG.getNode(ISD::ADD, dl, MVT::i32, Src,
106 DAG.getNode(ISD::ADD, dl, MVT::i32, Src,
145 SDValue Src, SDValue Size,
170 if (Src.getValueType().bitsGT(MVT::i32))
171 Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src);
173 Src = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::i32, Src);
176 Entry.Node = Src;
29 EmitTargetCodeForMemcpy(SelectionDAG &DAG, DebugLoc dl, SDValue Chain, SDValue Dst, SDValue Src, SDValue Size, unsigned Align, bool isVolatile, bool AlwaysInline, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo) const argument
143 EmitTargetCodeForMemset(SelectionDAG &DAG, DebugLoc dl, SDValue Chain, SDValue Dst, SDValue Src, SDValue Size, unsigned Align, bool isVolatile, MachinePointerInfo DstPtrInfo) const argument
[all...]
/freebsd-10.0-release/contrib/llvm/lib/Target/PowerPC/
H A DPPCTargetTransformInfo.cpp95 Type *Src) const;
100 virtual unsigned getMemoryOpCost(unsigned Opcode, Type *Src,
186 unsigned PPCTTI::getCastInstrCost(unsigned Opcode, Type *Dst, Type *Src) const {
189 return TargetTransformInfo::getCastInstrCost(Opcode, Dst, Src);
222 unsigned PPCTTI::getMemoryOpCost(unsigned Opcode, Type *Src, unsigned Alignment, argument
225 std::pair<unsigned, MVT> LT = TLI->getTypeLegalizationCost(Src);
/freebsd-10.0-release/contrib/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCTargetDesc.cpp62 MachineLocation Src(Hexagon::R30, 0);
63 MAI->addInitialFrameState(0, Dst, Src);
/freebsd-10.0-release/contrib/llvm/tools/clang/include/clang/Analysis/Support/
H A DBlkExprDeclBitVector.h162 struct Union { void operator()(ValTy& Dst, ValTy& Src) { Dst |= Src; } }; argument
163 struct Intersect { void operator()(ValTy& Dst, ValTy& Src) { Dst &= Src; } }; argument
301 struct Union { void operator()(ValTy& Dst, ValTy& Src) { Dst |= Src; } }; argument
302 struct Intersect { void operator()(ValTy& Dst, ValTy& Src) { Dst &= Src; } }; argument
/freebsd-10.0-release/contrib/llvm/tools/clang/lib/Analysis/
H A DCFGReachabilityAnalysis.cpp25 bool CFGReverseBlockReachabilityAnalysis::isReachable(const CFGBlock *Src, argument
37 return reachable[DstBlockID][Src->getBlockID()];

Completed in 198 milliseconds

123456