Searched refs:saved_regs (Results 1 - 24 of 24) sorted by relevance

/freebsd-10-stable/contrib/gdb/gdb/
H A Dsparc64-sol2-tdep.c65 cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
73 cache->saved_regs[SPARC64_CCR_REGNUM].addr = mcontext_addr + 0 * 8;
74 cache->saved_regs[SPARC64_PC_REGNUM].addr = mcontext_addr + 1 * 8;
75 cache->saved_regs[SPARC64_NPC_REGNUM].addr = mcontext_addr + 2 * 8;
76 cache->saved_regs[SPARC64_Y_REGNUM].addr = mcontext_addr + 3 * 8;
77 cache->saved_regs[SPARC64_ASI_REGNUM].addr = mcontext_addr + 19 * 8;
78 cache->saved_regs[SPARC64_FPRS_REGNUM].addr = mcontext_addr + 20 * 8;
83 cache->saved_regs[regnum].addr = addr;
89 trad_frame_set_unknown (cache->saved_regs, regnum);
95 addr = cache->saved_regs[SPARC_SP_REGNU
[all...]
H A Dsparc64nbsd-tdep.c97 struct trad_frame_saved_reg *saved_regs;
101 saved_regs = trad_frame_alloc_saved_regs (next_frame);
108 saved_regs[SPARC_SP_REGNUM].addr = sigcontext_addr + 8;
109 saved_regs[SPARC64_PC_REGNUM].addr = sigcontext_addr + 16;
110 saved_regs[SPARC64_NPC_REGNUM].addr = sigcontext_addr + 24;
111 saved_regs[SPARC64_STATE_REGNUM].addr = sigcontext_addr + 32;
112 saved_regs[SPARC_G1_REGNUM].addr = sigcontext_addr + 40;
113 saved_regs[SPARC_O0_REGNUM].addr = sigcontext_addr + 48;
119 saved_regs[regnum].realreg = regnum + delta;
120 saved_regs[SPARC64_Y_REGNU
95 struct trad_frame_saved_reg *saved_regs; local
[all...]
H A Dsparc-sol2-tdep.c90 cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
98 cache->saved_regs[SPARC32_PSR_REGNUM].addr = mcontext_addr + 0 * 4;
99 cache->saved_regs[SPARC32_PC_REGNUM].addr = mcontext_addr + 1 * 4;
100 cache->saved_regs[SPARC32_NPC_REGNUM].addr = mcontext_addr + 2 * 4;
101 cache->saved_regs[SPARC32_Y_REGNUM].addr = mcontext_addr + 3 * 4;
106 cache->saved_regs[regnum].addr = addr;
112 trad_frame_set_unknown (cache->saved_regs, regnum);
116 addr = cache->saved_regs[SPARC_SP_REGNUM].addr;
120 cache->saved_regs[regnum].addr = addr;
148 trad_frame_prev_register (next_frame, cache->saved_regs, regnu
[all...]
H A Dsparcnbsd-tdep.c99 struct trad_frame_saved_reg *saved_regs;
104 saved_regs = trad_frame_alloc_saved_regs (next_frame);
116 saved_regs[SPARC_SP_REGNUM].addr = sigcontext_addr + 8;
117 saved_regs[SPARC32_PC_REGNUM].addr = sigcontext_addr + 12;
118 saved_regs[SPARC32_NPC_REGNUM].addr = sigcontext_addr + 16;
119 saved_regs[SPARC32_PSR_REGNUM].addr = sigcontext_addr + 20;
120 saved_regs[SPARC_G1_REGNUM].addr = sigcontext_addr + 24;
121 saved_regs[SPARC_O0_REGNUM].addr = sigcontext_addr + 28;
127 saved_regs[regnum].realreg = regnum + delta;
128 saved_regs[SPARC32_Y_REGNU
98 struct trad_frame_saved_reg *saved_regs; local
[all...]
H A Dsparc64fbsd-tdep.c119 cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
130 cache->saved_regs[SPARC64_FPRS_REGNUM].addr = addr + 0 * 8;
131 cache->saved_regs[SPARC64_FSR_REGNUM].addr = addr + 1 * 8;
136 cache->saved_regs[SPARC64_NPC_REGNUM].addr = addr + 0 * 8;
137 cache->saved_regs[SPARC64_PC_REGNUM].addr = addr + 1 * 8;
138 cache->saved_regs[SPARC64_STATE_REGNUM].addr = addr + 2 * 8;
139 cache->saved_regs[SPARC64_Y_REGNUM].addr = addr + 4 * 8;
146 cache->saved_regs[regnum].addr = addr;
150 addr = cache->saved_regs[SPARC_SP_REGNUM].addr;
154 cache->saved_regs[regnu
[all...]
H A Dmipsfbsd-tdep.c297 struct trad_frame_saved_reg *saved_regs; member in struct:mips_frame_cache
325 cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
338 cache->saved_regs[NUM_REGS + regnum].addr = gregs_addr +
342 cache->saved_regs[NUM_REGS + SP_REGNUM].addr = gregs_addr +
345 cache->saved_regs[NUM_REGS + RA_REGNUM].addr = gregs_addr +
349 cache->saved_regs[NUM_REGS + SP_REGNUM].addr,
354 cache->saved_regs[NUM_REGS + mips_regnum (current_gdbarch)->pc]
355 = cache->saved_regs[NUM_REGS + RA_REGNUM];
369 cache->saved_regs[NUM_REGS + mips_regnum (current_gdbarch)->pc].addr);
383 trad_frame_prev_register (next_frame, cache->saved_regs, regnu
[all...]
H A Dalpha-mdebug-tdep.c164 CORE_ADDR *saved_regs;
195 info->saved_regs = frame_obstack_zalloc (SIZEOF_FRAME_SAVED_REGS);
215 info->saved_regs[returnreg] = reg_position;
222 info->saved_regs[ireg] = reg_position;
232 info->saved_regs[ALPHA_FP0_REGNUM + ireg] = reg_position;
273 if (info->saved_regs[regnum])
277 *addrp = info->saved_regs[regnum];
162 CORE_ADDR *saved_regs; member in struct:alpha_mdebug_unwind_cache
H A Dsparcobsd-tdep.c96 cache->saved_regs = sparc32nbsd_sigcontext_saved_regs (next_frame);
121 trad_frame_prev_register (next_frame, cache->saved_regs, regnum,
H A Dstandalone.c380 static REGISTER_TYPE saved_regs[NUM_REGS];
387 return saved_regs[regno];
395 saved_regs[regno] = value;
484 memcpy (restore, saved_regs, sizeof restore);
507 /* Transfer them to saved_regs and fault_code. */
528 memcpy (saved_regs, &firstreg, sizeof saved_regs);
376 static REGISTER_TYPE saved_regs[NUM_REGS]; variable
H A Dsparc64obsd-tdep.c133 cache->saved_regs = sparc64nbsd_sigcontext_saved_regs (addr, next_frame);
158 trad_frame_prev_register (next_frame, cache->saved_regs, regnum,
H A Dia64-tdep.c244 CORE_ADDR saved_regs[NUM_IA64_RAW_REGS]; member in struct:ia64_frame_cache
1034 cache->saved_regs[i] = 0;
1250 cache->saved_regs[IA64_FR0_REGNUM + fM] = spill_addr;
1309 cache->saved_regs[IA64_UNAT_REGNUM] = spill_addr;
1315 cache->saved_regs[IA64_PR_REGNUM] = spill_addr;
1398 cache->saved_regs[IA64_GR0_REGNUM + rM] = spill_addr;
1437 cache->saved_regs[IA64_CFM_REGNUM] = addr;
1439 cache->saved_regs[IA64_VRAP_REGNUM] = addr;
1441 cache->saved_regs[IA64_VFP_REGNUM] = addr;
1447 if (cache->saved_regs[IA64_CFM_REGNU
[all...]
H A Ds390-tdep.c1756 struct trad_frame_saved_reg *saved_regs; member in struct:s390_unwind_cache
1886 info->saved_regs[slot->reg].addr = slot_addr;
1898 info->saved_regs[slot->reg].addr = slot_addr;
1902 info->saved_regs[S390_PC_REGNUM] = info->saved_regs[S390_RETADDR_REGNUM];
1909 && !trad_frame_addr_p (info->saved_regs, S390_PC_REGNUM))
1911 info->saved_regs[S390_PC_REGNUM].realreg = S390_RETADDR_REGNUM;
1920 if (!trad_frame_addr_p (info->saved_regs, S390_SP_REGNUM)
1921 || !trad_frame_addr_p (info->saved_regs, S390_PC_REGNUM))
1962 info->saved_regs[S390_SP_REGNU
2047 struct trad_frame_saved_reg *saved_regs; member in struct:s390_stub_unwind_cache
2125 struct trad_frame_saved_reg *saved_regs; member in struct:s390_sigtramp_unwind_cache
[all...]
H A Di386-tdep.c290 CORE_ADDR saved_regs[I386_NUM_SAVED_REGS];
316 cache->saved_regs[i] = -1;
491 cache->saved_regs[I386_EBP_REGNUM] = 0;
632 cache->saved_regs[op - 0x50] = offset;
793 cache->saved_regs[I386_EIP_REGNUM] = 4;
820 if (cache->saved_regs[i] != -1)
821 cache->saved_regs[i] += cache->base;
910 if (regnum < I386_NUM_SAVED_REGS && cache->saved_regs[regnum] != -1)
914 *addrp = cache->saved_regs[regnum];
971 cache->saved_regs[
287 CORE_ADDR saved_regs[I386_NUM_SAVED_REGS]; member in struct:i386_frame_cache
[all...]
H A Damd64-tdep.c676 CORE_ADDR saved_regs[AMD64_NUM_SAVED_REGS];
701 cache->saved_regs[i] = -1;
739 cache->saved_regs[AMD64_RBP_REGNUM] = 0;
820 cache->saved_regs[AMD64_RIP_REGNUM] = 8;
825 if (cache->saved_regs[i] != -1)
826 cache->saved_regs[i] += cache->base;
870 if (regnum < AMD64_NUM_SAVED_REGS && cache->saved_regs[regnum] != -1)
874 *addrp = cache->saved_regs[regnum];
932 cache->saved_regs[i] = addr + tdep->sc_reg_offset[i];
673 CORE_ADDR saved_regs[AMD64_NUM_SAVED_REGS]; member in struct:amd64_frame_cache
H A Dsparc-tdep.h145 struct trad_frame_saved_reg *saved_regs;
144 struct trad_frame_saved_reg *saved_regs; member in struct:sparc_frame_cache
H A Dalpha-tdep.c891 CORE_ADDR *saved_regs;
996 info->saved_regs = frame_obstack_zalloc (SIZEOF_FRAME_SAVED_REGS);
1046 if (info->saved_regs[reg])
1062 info->saved_regs[reg] = (word & 0xffff) + 1;
1139 if (info->saved_regs[reg])
1140 info->saved_regs[reg] += val - 1;
1179 if (info->saved_regs[regnum])
1183 *addrp = info->saved_regs[regnum];
884 CORE_ADDR *saved_regs; member in struct:alpha_heuristic_unwind_cache
H A Darm-tdep.c171 struct trad_frame_saved_reg *saved_regs; member in struct:arm_prologue_cache
553 cache->saved_regs[saved_reg[regno]].addr = -cache->framesize;
805 cache->saved_regs[ARM_LR_REGNUM].addr = sp_offset;
820 cache->saved_regs[regno].addr = sp_offset;
827 /* No need to add this to saved_regs -- it's just an arg reg. */
834 /* No need to add this to saved_regs -- it's just an arg reg. */
856 cache->saved_regs[regno].addr = sp_offset;
883 cache->saved_regs[fp_start_reg++].addr = sp_offset;
914 cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
927 if (trad_frame_addr_p (cache->saved_regs, re
[all...]
H A Dframe.c81 CORE_ADDR *saved_regs; /*NUM_REGS + NUM_PSEUDO_REGS*/ member in struct:frame_info
802 fi->saved_regs = (CORE_ADDR *)
804 return fi->saved_regs;
810 return fi->saved_regs;
936 /* Return the register saved in the simplistic ``saved_regs'' cache.
2220 frame->saved_regs = xcalloc (1, sizeof_saved_regs);
2221 make_cleanup (xfree, frame->saved_regs);
H A Dmips-tdep.c59 static void set_reg_offset (CORE_ADDR *saved_regs, int regnum, CORE_ADDR off);
1483 struct trad_frame_saved_reg *saved_regs; member in struct:mips_frame_cache
1504 cache->saved_regs = trad_frame_alloc_saved_regs (next_frame);
1511 heuristic_proc_desc and set the saved_regs right away. */
1578 cache->saved_regs[NUM_REGS + ireg].addr = reg_position;
1608 cache->saved_regs[NUM_REGS + reg].addr = reg_position;
1651 cache->saved_regs[NUM_REGS + mips_regnum (current_gdbarch)->fp0 + ireg]
1654 cache->saved_regs[NUM_REGS + mips_regnum (current_gdbarch)->fp0 + ireg]
1658 cache->saved_regs[NUM_REGS + mips_regnum (current_gdbarch)->fp0 + ireg]
1663 cache->saved_regs[NUM_REG
1827 set_reg_offset(CORE_ADDR *saved_regs, int regno, CORE_ADDR offset) argument
[all...]
/freebsd-10-stable/sys/boot/powerpc/uboot/
H A Dstart.S42 lis %r11, saved_regs@ha
43 addi %r11, %r11, saved_regs@l
60 lis %r11, saved_regs@ha
61 addi %r11, %r11, saved_regs@l
91 GLOBAL(saved_regs)
/freebsd-10-stable/sys/boot/arm/uboot/
H A Dstart.S69 ldr ip, =saved_regs
92 ldr ip, =saved_regs
105 ldr ip, =saved_regs
125 saved_regs: label
/freebsd-10-stable/sys/powerpc/powermac/
H A Dpmuvar.h164 uint8_t saved_regs[9]; member in struct:pmu_softc
/freebsd-10-stable/contrib/gcc/config/arm/
H A Darm.c1503 stack_adjust = offsets->outgoing_args - offsets->saved_regs;
3428 arm_load_pic_register (unsigned long saved_regs ATTRIBUTE_UNUSED)
3472 thumb_find_work_register (saved_regs));
9647 stack_adjust = offsets->outgoing_args - offsets->saved_regs;
10053 if (offsets->outgoing_args != offsets->saved_regs)
10056 operands[2] = GEN_INT (offsets->outgoing_args - offsets->saved_regs);
10235 || offsets->saved_regs == offsets->outgoing_args
10579 offsets->saved_regs = offsets->saved_args + saved;
10580 offsets->soft_frame = offsets->saved_regs + CALLER_INTERWORKING_SLOT_SIZE;
10641 if (offsets->frame == offsets->saved_regs)
10687 int saved_regs = 0; local
15277 unsigned long saved_regs; local
[all...]
H A Darm.h1392 int saved_regs;
1386 int saved_regs; local

Completed in 174 milliseconds