/freebsd-10-stable/sys/mips/idt/ |
H A D | idtpci.c | 112 #define REG_WRITE(o,v) (REG_READ(o)) = (v) macro 159 REG_WRITE(IDT_PCI_CNTL, IDT_PCI_CNTL_IGM | IDT_PCI_CNTL_EAP | 169 REG_WRITE(IDT_PCI_STATUS, 0); 171 REG_WRITE(IDT_PCI_STATUS_MASK, 0xffffffff); 174 REG_WRITE(IDT_PCI_DAC, 0); 176 REG_WRITE(IDT_PCI_DAS, 0); 177 REG_WRITE(IDT_PCI_DASM, 0x7f); 181 REG_WRITE(IDT_PCI_IIC, 0); 182 REG_WRITE(IDT_PCI_IIM, 0xffffffff); 183 REG_WRITE(IDT_PCI_OI [all...] |
/freebsd-10-stable/sys/mips/adm5120/ |
H A D | if_admsw.c | 221 #define REG_WRITE(o,v) bus_write_4((sc)->mem_res, (o),(v)) macro 279 REG_WRITE(SEND_HBADDR_REG, ADMSW_CDTXHADDR(sc, 0)); 280 REG_WRITE(SEND_LBADDR_REG, ADMSW_CDTXLADDR(sc, 0)); 281 REG_WRITE(RECV_HBADDR_REG, ADMSW_CDRXHADDR(sc, 0)); 282 REG_WRITE(RECV_LBADDR_REG, ADMSW_CDRXLADDR(sc, 0)); 296 REG_WRITE(VLAN_G1_REG, i); 298 REG_WRITE(VLAN_G2_REG, i); 307 REG_WRITE(PORT_CONF0_REG, 309 REG_WRITE(CPUP_CONF_REG, 320 REG_WRITE(PHY_CNTL2_RE [all...] |
H A D | obio.c | 100 #define REG_WRITE(o,v) (REG_READ(o)) = (v) macro 136 REG_WRITE(ICU_DISABLE_REG, (reg | irqmask)); 151 REG_WRITE(ICU_DISABLE_REG, (reg & ~irqmask)); 214 REG_WRITE(ICU_ENABLE_REG, ICU_INT_MASK); 372 REG_WRITE(ICU_MODE_REG, REG_READ(ICU_MODE_REG) | irqmask); 374 REG_WRITE(ICU_MODE_REG, REG_READ(ICU_MODE_REG) & ~irqmask); 377 REG_WRITE(ICU_ENABLE_REG, irqmask); 403 REG_WRITE(ICU_MODE_REG, REG_READ(ICU_MODE_REG) & ~irqmask); 405 REG_WRITE(ICU_MODE_REG, REG_READ(ICU_MODE_REG) | irqmask); 410 REG_WRITE(ICU_ENABLE_RE [all...] |
/freebsd-10-stable/sys/mips/alchemy/ |
H A D | obio.c | 100 #define REG_WRITE(o,v) (REG_READ(o)) = (v) macro 215 REG_WRITE(ICU_ENABLE_REG, ICU_INT_MASK); 374 REG_WRITE(ICU_MODE_REG, REG_READ(ICU_MODE_REG) | irqmask); 376 REG_WRITE(ICU_MODE_REG, REG_READ(ICU_MODE_REG) & ~irqmask); 379 REG_WRITE(ICU_ENABLE_REG, irqmask); 402 REG_WRITE(ICU_DISABLE_REG, irqmask);
|
/freebsd-10-stable/sys/dev/ath/ath_hal/ar5312/ |
H A D | ar5312reg.h | 31 #define REG_WRITE(_reg,_val) *((volatile uint32_t *)(_reg)) = (_val); macro
|
/freebsd-10-stable/sys/contrib/dev/ath/ath_hal/ar9300/ |
H A D | ar9300_reset.c | 1662 #define REG_WRITE(_reg, _val) *((volatile u_int32_t *)(_reg)) = (_val); macro 1666 REG_WRITE(AR_SOC_RST_RESET, 1668 REG_WRITE(AR_SOC_RST_RESET, 1687 #undef REG_WRITE macro 1721 #define REG_WRITE(_reg, _val) *((volatile u_int32_t *)(_reg)) = (_val); macro 1766 REG_WRITE(RST_RESET, (REG_READ(RST_RESET) | RTC_RESET)); 1768 REG_WRITE(RST_RESET, (REG_READ(RST_RESET) & ~RTC_RESET)); 1777 #undef REG_WRITE macro 1901 #define REG_WRITE(_reg, _val) *((volatile u_int32_t *)(_reg)) = (_val); macro 1906 REG_WRITE(ATH_GPIO_O 1923 #undef REG_WRITE macro 2906 #define REG_WRITE macro 2923 #undef REG_WRITE macro 4963 #define REG_WRITE macro 4994 #undef REG_WRITE macro 5061 #define REG_WRITE macro 5071 #undef REG_WRITE macro [all...] |
H A D | ar9300_attach.c | 765 #define REG_WRITE(_reg, _val) *((volatile u_int32_t *)(_reg)) = (_val); macro 777 #undef REG_WRITE macro
|
/freebsd-10-stable/sys/arm/broadcom/bcm2835/ |
H A D | bcm2835_mbox.c | 58 #define REG_WRITE 0x20 /* This is Mailbox 1 address */ macro 222 mbox_write_4(sc, REG_WRITE, MBOX_MSG(chan, data));
|
/freebsd-10-stable/sys/mips/rt305x/ |
H A D | obio.c | 95 #define REG_WRITE(o,v) (REG_READ(o)) = (v) macro
|