Searched refs:gOmapPrcmBase (Results 1 - 3 of 3) sorted by relevance

/darwin-on-arm/xnu/pexpert/arm/
H A Dpe_omap335x.c74 vm_offset_t gOmapPrcmBase = 0x0; variable
223 // mmio_set(gOmapPrcmBase + 0xc40, 0x40); // CLKSEL_TIMER2_CLK = 32K_FCLK ????
224 // HwReg32(gOmapPrcmBase + 0x08) &= 0x02;
225 // mmio_set(gOmapPrcmBase + 0x400 + 0xc4, 0x02); // CLKSEL_TIMER2_CLK = 32K_FCLK
413 gOmapPrcmBase = ml_io_map(0x44E00000, PAGE_SIZE); // 0x48004000 (L4 Core / Clock Manager)
420 mmio_set(gOmapPrcmBase + 0x404, 0x2); // Enable Timer1 Clock
421 mmio_set(gOmapPrcmBase + 0x4C4, 0x2); // Enable Timer1 Clock
H A Dpe_omap3430.c83 vm_offset_t gOmapPrcmBase = 0x0; variable
153 gOmapPrcmBase = ml_io_map(0x48004000, PAGE_SIZE);
240 mmio_set(gOmapPrcmBase + 0xc40, 0x40);
H A Dpe_omap3530.c71 vm_offset_t gOmapPrcmBase = 0x0; variable
141 gOmapPrcmBase = ml_io_map(0x48004000, PAGE_SIZE);
228 mmio_set(gOmapPrcmBase + 0xc40, 0x40);
478 HwReg(gOmapPrcmBase + 0xE00 + 0x40) = current_mode->dss_divisor;

Completed in 76 milliseconds