Searched refs:CPU_CONTROL_L2_ENABLE (Results 1 - 1 of 1) sorted by relevance

/barrelfish-master/include/arch/arm/machine/
H A Darmreg.h281 #define CPU_CONTROL_L2_ENABLE 0x04000000 /* L2 Cache enabled */ macro

Completed in 78 milliseconds