Searched refs:CP15_ICIALLU (Results 1 - 1 of 1) sorted by relevance

/barrelfish-master/include/arch/arm/machine/
H A Dsysreg.h151 #define CP15_ICIALLU p15, 0, r0, c7, c5, 0 /* Instruction cache invalidate all PoU */ macro

Completed in 29 milliseconds