Searched refs:x3 (Results 1 - 25 of 4202) sorted by relevance

1234567891011>>

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-s3c2410/include/mach/
H A Danubis-cpld.h19 #define ANUBIS_CTRL1_NANDSEL (0x3)
H A Dosiris-cpld.h19 #define OSIRIS_CTRL0_NANDSEL (0x3)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s3c2410/include/mach/
H A Danubis-cpld.h19 #define ANUBIS_CTRL1_NANDSEL (0x3)
H A Dosiris-cpld.h19 #define OSIRIS_CTRL0_NANDSEL (0x3)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-omap2/
H A Dprm-regbits-24xx.h42 #define OMAP24XX_MEMONSTATE_MASK (0x3 << 10)
56 #define OMAP24XX_LASTSTATEENTERED_MASK (0x3 << 4)
60 #define OMAP2430_MEMSTATEST_MASK (0x3 << 10)
64 #define OMAP24XX_POWERSTATEST_MASK (0x3 << 0)
92 #define OMAP24XX_SETOFF_LEVEL_MASK (0x3 << 12)
95 #define OMAP24XX_SETRET_LEVEL_MASK (0x3 << 6)
97 #define OMAP24XX_VOLT_LEVEL_MASK (0x3 << 0)
101 #define OMAP24XX_ST_VOLTLEVEL_MASK (0x3 << 0)
111 #define OMAP2420_CLKOUT2_SOURCE_MASK (0x3 << 8)
117 #define OMAP24XX_CLKOUT_SOURCE_MASK (0x3 <<
[all...]
H A Dprm-regbits-34xx.h89 #define OMAP3430_LASTPOWERSTATEENTERED_MASK (0x3 << 0)
121 #define OMAP3430_MEMONSTATE_MASK (0x3 << 16)
170 #define OMAP3430_L2FLATMEMONSTATE_MASK (0x3 << 22)
172 #define OMAP3430_SHAREDL2CACHEFLATONSTATE_MASK (0x3 << 20)
174 #define OMAP3430_L1FLATMEMONSTATE_MASK (0x3 << 18)
176 #define OMAP3430_SHAREDL1CACHEFLATONSTATE_MASK (0x3 << 16)
184 #define OMAP3430_L2FLATMEMSTATEST_MASK (0x3 << 10)
186 #define OMAP3430_SHAREDL2CACHEFLATSTATEST_MASK (0x3 << 8)
188 #define OMAP3430_L1FLATMEMSTATEST_MASK (0x3 << 6)
190 #define OMAP3430_SHAREDL1CACHEFLATSTATEST_MASK (0x3 <<
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-omap2/
H A Dprm-regbits-24xx.h42 #define OMAP24XX_MEMONSTATE_MASK (0x3 << 10)
56 #define OMAP24XX_LASTSTATEENTERED_MASK (0x3 << 4)
60 #define OMAP2430_MEMSTATEST_MASK (0x3 << 10)
64 #define OMAP24XX_POWERSTATEST_MASK (0x3 << 0)
92 #define OMAP24XX_SETOFF_LEVEL_MASK (0x3 << 12)
95 #define OMAP24XX_SETRET_LEVEL_MASK (0x3 << 6)
97 #define OMAP24XX_VOLT_LEVEL_MASK (0x3 << 0)
101 #define OMAP24XX_ST_VOLTLEVEL_MASK (0x3 << 0)
111 #define OMAP2420_CLKOUT2_SOURCE_MASK (0x3 << 8)
117 #define OMAP24XX_CLKOUT_SOURCE_MASK (0x3 <<
[all...]
H A Dprm-regbits-34xx.h89 #define OMAP3430_LASTPOWERSTATEENTERED_MASK (0x3 << 0)
121 #define OMAP3430_MEMONSTATE_MASK (0x3 << 16)
170 #define OMAP3430_L2FLATMEMONSTATE_MASK (0x3 << 22)
172 #define OMAP3430_SHAREDL2CACHEFLATONSTATE_MASK (0x3 << 20)
174 #define OMAP3430_L1FLATMEMONSTATE_MASK (0x3 << 18)
176 #define OMAP3430_SHAREDL1CACHEFLATONSTATE_MASK (0x3 << 16)
184 #define OMAP3430_L2FLATMEMSTATEST_MASK (0x3 << 10)
186 #define OMAP3430_SHAREDL2CACHEFLATSTATEST_MASK (0x3 << 8)
188 #define OMAP3430_L1FLATMEMSTATEST_MASK (0x3 << 6)
190 #define OMAP3430_SHAREDL1CACHEFLATSTATEST_MASK (0x3 <<
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/net/wireless/rtl818x/
H A Drtl8180_sa2400.h27 #define SA2400_ANAPARAM_PWR0_ON 0x3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/net/wireless/rtl818x/
H A Drtl8180_sa2400.h27 #define SA2400_ANAPARAM_PWR0_ON 0x3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/include/asm/mach-cobalt/
H A Dcobalt.h17 #define COBALT_BRD_ID_QUBE1 0x3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/include/asm/mach-cobalt/
H A Dcobalt.h17 #define COBALT_BRD_ID_QUBE1 0x3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/include/video/
H A Diga.h16 #define MEM_SIZE_ALIAS 0x3
20 #define MEM_SIZE_RESERVED 0x3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/include/video/
H A Diga.h16 #define MEM_SIZE_ALIAS 0x3
20 #define MEM_SIZE_RESERVED 0x3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-s3c64xx/include/mach/
H A Dregs-gpio.h40 #define S3C64XX_SPCON_DRVCON_CAM_MASK (0x3 << 30)
45 #define S3C64XX_SPCON_DRVCON_CAM_9mA (0x3 << 30)
47 #define S3C64XX_SPCON_DRVCON_HSSPI_MASK (0x3 << 28)
52 #define S3C64XX_SPCON_DRVCON_HSSPI_9mA (0x3 << 28)
54 #define S3C64XX_SPCON_DRVCON_HSMMC_MASK (0x3 << 26)
59 #define S3C64XX_SPCON_DRVCON_HSMMC_9mA (0x3 << 26)
61 #define S3C64XX_SPCON_DRVCON_LCD_MASK (0x3 << 24)
66 #define S3C64XX_SPCON_DRVCON_LCD_9mA (0x3 << 24)
68 #define S3C64XX_SPCON_DRVCON_MODEM_MASK (0x3 << 22)
73 #define S3C64XX_SPCON_DRVCON_MODEM_9mA (0x3 << 2
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s3c64xx/include/mach/
H A Dregs-gpio.h40 #define S3C64XX_SPCON_DRVCON_CAM_MASK (0x3 << 30)
45 #define S3C64XX_SPCON_DRVCON_CAM_9mA (0x3 << 30)
47 #define S3C64XX_SPCON_DRVCON_HSSPI_MASK (0x3 << 28)
52 #define S3C64XX_SPCON_DRVCON_HSSPI_9mA (0x3 << 28)
54 #define S3C64XX_SPCON_DRVCON_HSMMC_MASK (0x3 << 26)
59 #define S3C64XX_SPCON_DRVCON_HSMMC_9mA (0x3 << 26)
61 #define S3C64XX_SPCON_DRVCON_LCD_MASK (0x3 << 24)
66 #define S3C64XX_SPCON_DRVCON_LCD_9mA (0x3 << 24)
68 #define S3C64XX_SPCON_DRVCON_MODEM_MASK (0x3 << 22)
73 #define S3C64XX_SPCON_DRVCON_MODEM_9mA (0x3 << 2
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/
H A Dia64-asmtab.c2350 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2351 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2352 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2354 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2358 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2359 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2360 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2361 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2362 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2364 { 0x2, 0x3, 1
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/
H A Dia64-asmtab.c2350 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2351 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2352 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2354 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2358 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2359 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2360 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2361 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2362 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2364 { 0x2, 0x3, 1
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/
H A Dia64-asmtab.c2350 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2351 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2352 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2354 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2358 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2359 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2360 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2361 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2362 { 0x2, 0x3, 11, -1, -1, 37, 1, 5 },
2364 { 0x2, 0x3, 1
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sh/include/asm/
H A Dcachectl.h8 #define CACHEFLUSH_D_PURGE 0x3 /* writeback and invalidate */
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sh/include/asm/
H A Dcachectl.h8 #define CACHEFLUSH_D_PURGE 0x3 /* writeback and invalidate */
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/ia64/include/asm/
H A Dfpu.h26 #define FPSF_PC(x) (((x) & 0x3) << 2) /* precision control */
27 #define FPSF_RC(x) (((x) & 0x3) << 4) /* rounding control */
42 #define FPRC_TRUNC 0x3
44 #define FPSF_DEFAULT (FPSF_PC (0x3) | FPSF_RC (FPRC_NEAREST))
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m32r/boot/compressed/
H A Dm32r_sio.c46 while ((*BOOT_SIO0STS & 0x3) != 0x3)
50 while ((*BOOT_SIO0STS & 0x3) != 0x3)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-samsung/include/plat/
H A Dregs-adc.h38 #define S3C2410_ADCCON_STARTMASK (0x3<<0)
48 #define S3C2410_ADCTSC_XY_PST(x) (((x)&0x3)<<0)
53 #define S3C2410_ADCDAT0_XY_PST (0x3<<12)
59 #define S3C2410_ADCDAT1_XY_PST (0x3<<12)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/ia64/include/asm/
H A Dfpu.h26 #define FPSF_PC(x) (((x) & 0x3) << 2) /* precision control */
27 #define FPSF_RC(x) (((x) & 0x3) << 4) /* rounding control */
42 #define FPRC_TRUNC 0x3
44 #define FPSF_DEFAULT (FPSF_PC (0x3) | FPSF_RC (FPRC_NEAREST))

Completed in 325 milliseconds

1234567891011>>