Searched refs:si_core_reset (Results 1 - 12 of 12) sorted by relevance
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/shared/ |
H A D | hndgige.c | 67 si_core_reset(sih, 0, 0);
|
H A D | siutils.c | 1970 si_core_reset(si_t *sih, uint32 bits, uint32 resetbits) function 4205 si_core_reset(sih, 0, 0); 4281 si_core_reset(sih, 0, 0); 4340 si_core_reset(sih, 0, 0); 4392 si_core_reset(sih, 0, 0); 4457 si_core_reset(sih, 0, 0); 4530 si_core_reset(sih, SICF_CPUHALT, SICF_CPUHALT);
|
H A D | bcmsrom.c | 1641 si_core_reset(sih, 0, 0); 1891 si_core_reset(sih, 0, 0); 2027 si_core_reset(sih, 0, 0); 5637 si_core_reset(sih, 0, 0);
|
H A D | hndpci.c | 750 si_core_reset(sih, 0, 0);
|
H A D | bcmrobo.c | 1013 /* If we have an internal robo core, reset it using si_core_reset */ 1015 si_core_reset(sih, 0, 0);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/brcm-boards/bcm947xx/ |
H A D | pcibios.c | 306 si_core_reset(sih, 1 << 29, 0); 320 si_core_reset(sih, 0, 0); 394 si_core_reset(sih, 0, 0);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/brcm-boards/bcm947xx/ |
H A D | pcibios.c | 306 si_core_reset(sih, 1 << 29, 0); 320 si_core_reset(sih, 0, 0); 394 si_core_reset(sih, 0, 0);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/et/sys/ |
H A D | etc47xx.c | 529 si_core_reset(ch->sih, 0, 0); 550 si_core_reset(ch->sih, 0, 0);
|
H A D | etcgmac.c | 299 * and do si_core_reset for GAMCx only. Then the other three 305 si_core_reset(ch->sih, flagbits, 0); 1170 si_core_reset(ch->sih, flagbits, 0);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/include/ |
H A D | siutils.h | 237 extern void si_core_reset(si_t *sih, uint32 bits, uint32 resetbits);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-brcm/ |
H A D | bcm5301x_pcie.c | 1308 si_core_reset(sih, 0, 0);
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-brcm/ |
H A D | bcm5301x_pcie.c | 1308 si_core_reset(sih, 0, 0);
|
Completed in 222 milliseconds