Searched refs:scale_reg (Results 1 - 8 of 8) sorted by relevance
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-stmp3xxx/ |
H A D | clock.h | 45 void __iomem *scale_reg; member in struct:clk
|
H A D | clock.c | 97 reg_frac = __raw_readl(clk->scale_reg); 100 clk->scale_reg); 119 rate /= (__raw_readl(clk->scale_reg) >> clk->scale_shift) & mask; 135 div = (__raw_readl(clk->scale_reg) >> clk->scale_shift) & mask; 156 reg_frac = __raw_readl(clk->scale_reg); 161 clk->scale_reg); 189 div = (__raw_readl(clk->scale_reg) >> clk->scale_shift) & mask; 278 reg_val = __raw_readl(clk->scale_reg); 281 __raw_writel(reg_val, clk->scale_reg); 347 val = __raw_readl(clk->scale_reg); [all...] |
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-pnx4008/ |
H A D | clock.h | 24 u32 scale_reg; member in struct:clk
|
H A D | clock.c | 93 while (i++ < 0xFFF && !(__raw_readl(clk->scale_reg) & 1)) ; /*wait for PLL to lock */ 95 if (!(__raw_readl(clk->scale_reg) & 1)) { 98 clk->name, __raw_readl(clk->scale_reg)); 212 tmp_reg = __raw_readl(clk->scale_reg); 214 __raw_writel(tmp_reg, clk->scale_reg); 228 tmp_reg = __raw_readl(clk->scale_reg); 233 __raw_writel(tmp_reg, clk->scale_reg); 257 __raw_writel(tmp_reg, clk->scale_reg); 263 tmp_reg = __raw_readl(clk->scale_reg); 265 __raw_writel(tmp_reg, clk->scale_reg); [all...] |
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-stmp3xxx/ |
H A D | clock.h | 45 void __iomem *scale_reg; member in struct:clk
|
H A D | clock.c | 97 reg_frac = __raw_readl(clk->scale_reg); 100 clk->scale_reg); 119 rate /= (__raw_readl(clk->scale_reg) >> clk->scale_shift) & mask; 135 div = (__raw_readl(clk->scale_reg) >> clk->scale_shift) & mask; 156 reg_frac = __raw_readl(clk->scale_reg); 161 clk->scale_reg); 189 div = (__raw_readl(clk->scale_reg) >> clk->scale_shift) & mask; 278 reg_val = __raw_readl(clk->scale_reg); 281 __raw_writel(reg_val, clk->scale_reg); 347 val = __raw_readl(clk->scale_reg); [all...] |
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-pnx4008/ |
H A D | clock.h | 24 u32 scale_reg; member in struct:clk
|
H A D | clock.c | 93 while (i++ < 0xFFF && !(__raw_readl(clk->scale_reg) & 1)) ; /*wait for PLL to lock */ 95 if (!(__raw_readl(clk->scale_reg) & 1)) { 98 clk->name, __raw_readl(clk->scale_reg)); 212 tmp_reg = __raw_readl(clk->scale_reg); 214 __raw_writel(tmp_reg, clk->scale_reg); 228 tmp_reg = __raw_readl(clk->scale_reg); 233 __raw_writel(tmp_reg, clk->scale_reg); 257 __raw_writel(tmp_reg, clk->scale_reg); 263 tmp_reg = __raw_readl(clk->scale_reg); 265 __raw_writel(tmp_reg, clk->scale_reg); [all...] |
Completed in 70 milliseconds