Searched refs:dregs (Results 1 - 22 of 22) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/scsi/
H A Dsun3_scsi_vme.c100 static volatile struct sun3_dma_regs *dregs; variable in typeref:struct:sun3_dma_regs
188 dregs = (struct sun3_dma_regs *)(((unsigned char *)ioaddr) + 8);
190 if(sun3_map_test((unsigned long)dregs, &x)) {
193 oldcsr = dregs->csr;
194 dregs->csr = 0;
196 if(dregs->csr == 0x1400)
199 dregs->csr = oldcsr;
254 dregs->csr = 0;
256 dregs->csr = CSR_SCSI | CSR_FIFO | CSR_INTR;
258 dregs
[all...]
H A Dsun3_scsi.c135 static volatile struct sun3_dma_regs *dregs; variable in typeref:struct:sun3_dma_regs
165 dregs->udc_addr = UDC_CSR;
167 ret = dregs->udc_data;
175 dregs->udc_addr = reg;
177 dregs->udc_data = val;
234 dregs = (struct sun3_dma_regs *)(((unsigned char *)ioaddr) + 8);
292 dregs->csr = 0;
294 dregs->csr = CSR_SCSI | CSR_FIFO | CSR_INTR;
296 dregs->fifo_count = 0;
372 unsigned short csr = dregs
[all...]
H A Dsun3_NCR5380.c1205 dregs->csr |= CSR_DMA_ENABLE;
1218 dregs->csr |= CSR_DMA_ENABLE;
1543 dregs->csr |= CSR_INTR;
1780 dregs->csr |= CSR_DMA_ENABLE;
1806 dregs->csr |= CSR_INTR;
1843 dregs->csr |= CSR_INTR;
2160 dregs->csr |= CSR_DMA_ENABLE;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/scsi/
H A Dsun3_scsi_vme.c100 static volatile struct sun3_dma_regs *dregs; variable in typeref:struct:sun3_dma_regs
188 dregs = (struct sun3_dma_regs *)(((unsigned char *)ioaddr) + 8);
190 if(sun3_map_test((unsigned long)dregs, &x)) {
193 oldcsr = dregs->csr;
194 dregs->csr = 0;
196 if(dregs->csr == 0x1400)
199 dregs->csr = oldcsr;
254 dregs->csr = 0;
256 dregs->csr = CSR_SCSI | CSR_FIFO | CSR_INTR;
258 dregs
[all...]
H A Dsun3_scsi.c135 static volatile struct sun3_dma_regs *dregs; variable in typeref:struct:sun3_dma_regs
165 dregs->udc_addr = UDC_CSR;
167 ret = dregs->udc_data;
175 dregs->udc_addr = reg;
177 dregs->udc_data = val;
234 dregs = (struct sun3_dma_regs *)(((unsigned char *)ioaddr) + 8);
292 dregs->csr = 0;
294 dregs->csr = CSR_SCSI | CSR_FIFO | CSR_INTR;
296 dregs->fifo_count = 0;
372 unsigned short csr = dregs
[all...]
H A Dsun3_NCR5380.c1205 dregs->csr |= CSR_DMA_ENABLE;
1218 dregs->csr |= CSR_DMA_ENABLE;
1543 dregs->csr |= CSR_INTR;
1780 dregs->csr |= CSR_DMA_ENABLE;
1806 dregs->csr |= CSR_INTR;
1843 dregs->csr |= CSR_INTR;
2160 dregs->csr |= CSR_DMA_ENABLE;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/
H A Dbfin-dis.c241 #define dregs(x) REGNAME (decode_dregs[(x) & 7]) macro
283 /* dregs pregs. */
292 /* [dregs pregs]. */
301 /* [dregs pregs (iregs mregs) (bregs lregs)]. */
312 /* [dregs pregs (iregs mregs) (bregs lregs) Low Half]. */
322 /* [dregs pregs (iregs mregs) (bregs lregs) High Half]. */
354 /* [dregs pregs (iregs mregs) (bregs lregs)
601 OUTS (outf, dregs (poprnd));
606 OUTS (outf, dregs (poprnd));
853 OUTS (outf, dregs (
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/
H A Dbfin-dis.c241 #define dregs(x) REGNAME (decode_dregs[(x) & 7]) macro
283 /* dregs pregs. */
292 /* [dregs pregs]. */
301 /* [dregs pregs (iregs mregs) (bregs lregs)]. */
312 /* [dregs pregs (iregs mregs) (bregs lregs) Low Half]. */
322 /* [dregs pregs (iregs mregs) (bregs lregs) High Half]. */
354 /* [dregs pregs (iregs mregs) (bregs lregs)
601 OUTS (outf, dregs (poprnd));
606 OUTS (outf, dregs (poprnd));
853 OUTS (outf, dregs (
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/
H A Dbfin-dis.c241 #define dregs(x) REGNAME (decode_dregs[(x) & 7]) macro
283 /* dregs pregs. */
292 /* [dregs pregs]. */
301 /* [dregs pregs (iregs mregs) (bregs lregs)]. */
312 /* [dregs pregs (iregs mregs) (bregs lregs) Low Half]. */
322 /* [dregs pregs (iregs mregs) (bregs lregs) High Half]. */
354 /* [dregs pregs (iregs mregs) (bregs lregs)
601 OUTS (outf, dregs (poprnd));
606 OUTS (outf, dregs (poprnd));
853 OUTS (outf, dregs (
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/sparc/include/asm/
H A Ductx.h43 unsigned long dregs[32]; member in union:mc_fpu::__anon25869
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/sparc/include/asm/
H A Ductx.h43 unsigned long dregs[32]; member in union:mc_fpu::__anon14176
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mips/kernel/
H A Dptrace32.c169 dspreg_t *dregs; local
176 dregs = __get_dsp_regs(child);
177 tmp = (unsigned long) (dregs[addr - DSP_BASE]);
269 dspreg_t *dregs; local
276 dregs = __get_dsp_regs(child);
277 dregs[addr - DSP_BASE] = data;
H A Dptrace.c366 dspreg_t *dregs; local
373 dregs = __get_dsp_regs(child);
374 tmp = (unsigned long) (dregs[addr - DSP_BASE]);
457 dspreg_t *dregs; local
464 dregs = __get_dsp_regs(child);
465 dregs[addr - DSP_BASE] = data;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mips/kernel/
H A Dptrace32.c169 dspreg_t *dregs; local
176 dregs = __get_dsp_regs(child);
177 tmp = (unsigned long) (dregs[addr - DSP_BASE]);
269 dspreg_t *dregs; local
276 dregs = __get_dsp_regs(child);
277 dregs[addr - DSP_BASE] = data;
H A Dptrace.c366 dspreg_t *dregs; local
373 dregs = __get_dsp_regs(child);
374 tmp = (unsigned long) (dregs[addr - DSP_BASE]);
457 dspreg_t *dregs; local
464 dregs = __get_dsp_regs(child);
465 dregs[addr - DSP_BASE] = data;
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/net/
H A Dsunlance.c244 void __iomem *dregs; /* DMA controller regs. */ member in struct:lance_private
442 u32 csr = sbus_readl(lp->dregs + DMA_CSR);
446 while (sbus_readl(lp->dregs + DMA_CSR) & DMA_FIFO_ISDRAIN)
450 csr = sbus_readl(lp->dregs + DMA_CSR);
464 sbus_writel(csr, lp->dregs + DMA_CSR);
473 if (lp->dregs)
490 if (lp->dregs)
491 printk("dcsr=%8.8x\n", sbus_readl(lp->dregs + DMA_CSR));
499 if (lp->dregs) {
500 u32 csr = sbus_readl(lp->dregs
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/net/
H A Dsunlance.c244 void __iomem *dregs; /* DMA controller regs. */ member in struct:lance_private
442 u32 csr = sbus_readl(lp->dregs + DMA_CSR);
446 while (sbus_readl(lp->dregs + DMA_CSR) & DMA_FIFO_ISDRAIN)
450 csr = sbus_readl(lp->dregs + DMA_CSR);
464 sbus_writel(csr, lp->dregs + DMA_CSR);
473 if (lp->dregs)
490 if (lp->dregs)
491 printk("dcsr=%8.8x\n", sbus_readl(lp->dregs + DMA_CSR));
499 if (lp->dregs) {
500 u32 csr = sbus_readl(lp->dregs
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/m68k/include/asm/
H A Ddvma.h214 #define DMA_IRQ_ENTRY(dma, dregs) do { \
215 if(DMA_ISBROKEN(dma)) DMA_INTSOFF(dregs); \
218 #define DMA_IRQ_EXIT(dma, dregs) do { \
219 if(DMA_ISBROKEN(dma)) DMA_INTSON(dregs); \
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/m68k/include/asm/
H A Ddvma.h214 #define DMA_IRQ_ENTRY(dma, dregs) do { \
215 if(DMA_ISBROKEN(dma)) DMA_INTSOFF(dregs); \
218 #define DMA_IRQ_EXIT(dma, dregs) do { \
219 if(DMA_ISBROKEN(dma)) DMA_INTSON(dregs); \
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/shared/
H A Dhnddma.c50 #define d32txregs dregs.d32_u.txregs_32
51 #define d32rxregs dregs.d32_u.rxregs_32
52 #define txd32 dregs.d32_u.txd_32
53 #define rxd32 dregs.d32_u.rxd_32
55 #define d64txregs dregs.d64_u.txregs_64
56 #define d64rxregs dregs.d64_u.rxregs_64
57 #define txd64 dregs.d64_u.txd_64
58 #define rxd64 dregs.d64_u.rxd_64
99 } dregs; member in struct:dma_info
1211 dma64regs_t *dregs local
2368 dma32regs_t *dregs = di->d32txregs; local
3157 dma64regs_t *dregs = di->d64txregs; local
3533 dma64regs_t *dregs = di->d64rxregs; local
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/ia64/kernel/
H A Dpalinfo.c436 unsigned long iregs, dregs; local
463 if (ia64_pal_debug_info(&iregs, &dregs))
468 "Data debug register pairs : %ld\n", iregs, dregs);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/ia64/kernel/
H A Dpalinfo.c436 unsigned long iregs, dregs; local
463 if (ia64_pal_debug_info(&iregs, &dregs))
468 "Data debug register pairs : %ld\n", iregs, dregs);

Completed in 286 milliseconds