Searched refs:clk_fin_vpll (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/plat-s5p/include/plat/
H A Ds5p-clock.h23 #define clk_fin_vpll clk_ext_xtal_mux macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/plat-s5p/include/plat/
H A Ds5p-clock.h23 #define clk_fin_vpll clk_ext_xtal_mux macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-s5pv310/
H A Dclock.c305 [0] = &clk_fin_vpll,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s5pv310/
H A Dclock.c305 [0] = &clk_fin_vpll,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-s5pv210/
H A Dclock.c223 [0] = &clk_fin_vpll,
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s5pv210/
H A Dclock.c223 [0] = &clk_fin_vpll,

Completed in 191 milliseconds