Searched refs:VSI5_CTL (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/staging/vme/bridges/
H A Dvme_ca91cx42.h225 #define VSI5_CTL 0x0FA4 macro
241 VSI4_CTL, VSI5_CTL, VSI6_CTL, VSI7_CTL };
H A Dvme_ca91cx42.c1771 iowrite32(0x00F00000, bridge->base + VSI5_CTL);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/staging/vme/bridges/
H A Dvme_ca91cx42.h225 #define VSI5_CTL 0x0FA4 macro
241 VSI4_CTL, VSI5_CTL, VSI6_CTL, VSI7_CTL };
H A Dvme_ca91cx42.c1771 iowrite32(0x00F00000, bridge->base + VSI5_CTL);

Completed in 52 milliseconds