Searched refs:VSI3_CTL (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/staging/vme/bridges/
H A Dvme_ca91cx42.h204 #define VSI3_CTL 0x0F3C macro
240 static const int CA91CX42_VSI_CTL[] = { VSI0_CTL, VSI1_CTL, VSI2_CTL, VSI3_CTL,
H A Dvme_ca91cx42.c1769 iowrite32(0x00F00000, bridge->base + VSI3_CTL);
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/staging/vme/bridges/
H A Dvme_ca91cx42.h204 #define VSI3_CTL 0x0F3C macro
240 static const int CA91CX42_VSI_CTL[] = { VSI0_CTL, VSI1_CTL, VSI2_CTL, VSI3_CTL,
H A Dvme_ca91cx42.c1769 iowrite32(0x00F00000, bridge->base + VSI3_CTL);

Completed in 141 milliseconds