Searched refs:UTCR3 (Results 1 - 8 of 8) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-sa1100/include/mach/
H A Duncompress.h26 if (UART(UTCR3) & UTCR3_TXE) break;
28 if (UART(UTCR3) & UTCR3_TXE) break;
30 if (UART(UTCR3) & UTCR3_TXE) break;
H A Ddebug-macro.S27 ldr r1, [\rx, #UTCR3]
32 ldreq r1, [\rx, #UTCR3]
37 ldreq r1, [\rx, #UTCR3]
H A DSA-1100.h309 #define UTCR3 0x0c macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-sa1100/include/mach/
H A Duncompress.h26 if (UART(UTCR3) & UTCR3_TXE) break;
28 if (UART(UTCR3) & UTCR3_TXE) break;
30 if (UART(UTCR3) & UTCR3_TXE) break;
H A Ddebug-macro.S27 ldr r1, [\rx, #UTCR3]
32 ldreq r1, [\rx, #UTCR3]
37 ldreq r1, [\rx, #UTCR3]
H A DSA-1100.h309 #define UTCR3 0x0c macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/serial/
H A Dsa1100.c64 #define UART_GET_UTCR3(sport) __raw_readl((sport)->port.membase + UTCR3)
72 #define UART_PUT_UTCR3(sport,v) __raw_writel((v),(sport)->port.membase + UTCR3)
707 * First, save UTCR3 and then disable interrupts
717 * and restore UTCR3
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/serial/
H A Dsa1100.c64 #define UART_GET_UTCR3(sport) __raw_readl((sport)->port.membase + UTCR3)
72 #define UART_PUT_UTCR3(sport,v) __raw_writel((v),(sport)->port.membase + UTCR3)
707 * First, save UTCR3 and then disable interrupts
717 * and restore UTCR3

Completed in 316 milliseconds