Searched refs:USB_EP_NI6_TXCSR (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF525.h280 #define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
281 #define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
H A DdefBF525.h168 #define USB_EP_NI6_TXCSR 0xffc03b84 /* Control Status register for endpoint6 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf548/include/mach/
H A DcdefBF542.h403 #define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
404 #define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
H A DdefBF542.h235 #define USB_EP_NI6_TXCSR 0xffc03f84 /* Control Status register for endpoint6 */ macro
H A DcdefBF547.h570 #define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
571 #define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
H A DdefBF547.h349 #define USB_EP_NI6_TXCSR 0xffc03f84 /* Control Status register for endpoint6 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF525.h280 #define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
281 #define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
H A DdefBF525.h168 #define USB_EP_NI6_TXCSR 0xffc03b84 /* Control Status register for endpoint6 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A DcdefBF542.h403 #define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
404 #define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
H A DdefBF542.h235 #define USB_EP_NI6_TXCSR 0xffc03f84 /* Control Status register for endpoint6 */ macro
H A DcdefBF547.h570 #define bfin_read_USB_EP_NI6_TXCSR() bfin_read16(USB_EP_NI6_TXCSR)
571 #define bfin_write_USB_EP_NI6_TXCSR(val) bfin_write16(USB_EP_NI6_TXCSR, val)
H A DdefBF547.h349 #define USB_EP_NI6_TXCSR 0xffc03f84 /* Control Status register for endpoint6 */ macro

Completed in 221 milliseconds