Searched refs:UDCCSR0_OPC (Results 1 - 6 of 6) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/usb/gadget/
H A Dpxa27x_udc.h142 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro
209 #define UDCCSR0_CTRL_REQ_MASK (UDCCSR0_OPC | UDCCSR0_SA | UDCCSR0_RNE)
H A Dpxa27x_udc.c168 (tmp & UDCCSR0_OPC) ? " opc" : "");
522 return (udc_ep_readl(ep, UDCCSR) & UDCCSR0_OPC);
1034 ep_write_UDCCSR(ep, UDCCSR0_OPC);
1912 ep_write_UDCCSR(ep, UDCCSR0_OPC);
1940 ep_write_UDCCSR(ep, UDCCSR0_SA | UDCCSR0_OPC);
1986 * - on every OUT packet received, UDCCSR0_OPC is raised and held until
1988 * - clearing UDCCSR0_OPC always flushes ep0. If in setup stage, never do it
1993 * UDCCSR0_OPC is not yet raised (delta can be as big as 100ms
1996 * UDCCSR0_OPC would flush the setup data, we almost never clear UDCCSR0_OPC
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/drivers/usb/gadget/
H A Dpxa27x_udc.h142 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro
209 #define UDCCSR0_CTRL_REQ_MASK (UDCCSR0_OPC | UDCCSR0_SA | UDCCSR0_RNE)
H A Dpxa27x_udc.c168 (tmp & UDCCSR0_OPC) ? " opc" : "");
522 return (udc_ep_readl(ep, UDCCSR) & UDCCSR0_OPC);
1034 ep_write_UDCCSR(ep, UDCCSR0_OPC);
1912 ep_write_UDCCSR(ep, UDCCSR0_OPC);
1940 ep_write_UDCCSR(ep, UDCCSR0_SA | UDCCSR0_OPC);
1986 * - on every OUT packet received, UDCCSR0_OPC is raised and held until
1988 * - clearing UDCCSR0_OPC always flushes ep0. If in setup stage, never do it
1993 * UDCCSR0_OPC is not yet raised (delta can be as big as 100ms
1996 * UDCCSR0_OPC would flush the setup data, we almost never clear UDCCSR0_OPC
[all...]
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-pxa/include/mach/
H A Dpxa27x-udc.h111 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-pxa/include/mach/
H A Dpxa27x-udc.h111 #define UDCCSR0_OPC (1 << 0) /* OUT Packet Complete */ macro

Completed in 191 milliseconds