Searched refs:U8500_GPIO0_BASE (Results 1 - 4 of 4) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-ux500/include/mach/
H A Ddb8500-regs.h58 #define U8500_GPIO0_BASE (U8500_PER1_BASE + 0xE000) macro
137 #define U8500_GPIOBANK0_BASE U8500_GPIO0_BASE
138 #define U8500_GPIOBANK1_BASE (U8500_GPIO0_BASE + 0x80)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-ux500/include/mach/
H A Ddb8500-regs.h58 #define U8500_GPIO0_BASE (U8500_PER1_BASE + 0xE000) macro
137 #define U8500_GPIOBANK0_BASE U8500_GPIO0_BASE
138 #define U8500_GPIOBANK1_BASE (U8500_GPIO0_BASE + 0x80)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/arm/mach-ux500/
H A Dcpu-db8500.c41 __IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-ux500/
H A Dcpu-db8500.c41 __IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),

Completed in 172 milliseconds