Searched refs:TTYS0_MSR (Results 1 - 2 of 2) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/mn10300/unit-asb2305/include/unit/
H A Dserial.h74 #define TTYS0_MSR __SYSREG(SERIAL_PORT0_BASE_ADDRESS + UART_MSR * 4, u8) macro
82 while (!(TTYS0_MSR & UART_MSR_##LINE)) {} \
92 #define FLOWCTL_QUERY(LINE) ({ TTYS0_MSR & UART_MSR_##LINE; })
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/mn10300/unit-asb2305/include/unit/
H A Dserial.h74 #define TTYS0_MSR __SYSREG(SERIAL_PORT0_BASE_ADDRESS + UART_MSR * 4, u8) macro
82 while (!(TTYS0_MSR & UART_MSR_##LINE)) {} \
92 #define FLOWCTL_QUERY(LINE) ({ TTYS0_MSR & UART_MSR_##LINE; })

Completed in 64 milliseconds