Searched refs:TIMER10_PERIOD (Results 1 - 12 of 12) sorted by relevance

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf548/include/mach/
H A DdefBF544.h32 #define TIMER10_PERIOD 0xffc00628 /* Timer 10 Period Register */ macro
H A DcdefBF544.h45 #define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
46 #define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD, val)
H A DcdefBF547.h45 #define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
46 #define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD, val)
H A DdefBF547.h32 #define TIMER10_PERIOD 0xffc00628 /* Timer 10 Period Register */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A DdefBF544.h32 #define TIMER10_PERIOD 0xffc00628 /* Timer 10 Period Register */ macro
H A DcdefBF544.h45 #define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
46 #define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD, val)
H A DcdefBF547.h45 #define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
46 #define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD, val)
H A DdefBF547.h32 #define TIMER10_PERIOD 0xffc00628 /* Timer 10 Period Register */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h174 #define TIMER10_PERIOD 0xFFC01628 /* Timer10 Period register */ macro
H A DcdefBF561.h263 #define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
264 #define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD,val)
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h174 #define TIMER10_PERIOD 0xFFC01628 /* Timer10 Period register */ macro
H A DcdefBF561.h263 #define bfin_read_TIMER10_PERIOD() bfin_read32(TIMER10_PERIOD)
264 #define bfin_write_TIMER10_PERIOD(val) bfin_write32(TIMER10_PERIOD,val)

Completed in 164 milliseconds